Skip to content

Issues: chipsalliance/verible

Beta
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

506 Open 499 Closed
506 Open 499 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Suggestions for handling the content within [] and aligning the symbols at the end of the lines. formatter Verilog code formatter issues
#2401 opened May 3, 2025 by ddppt-yy
Fail to build with GCC 15 build system matters pertaining to building Verible
#2400 opened May 2, 2025 by IEncinas10
goto definition crash with large code base language-server Language server related issues
#2395 opened Apr 22, 2025 by wpeet
Debug problems encountered
#2392 opened Apr 16, 2025 by liuyd-own
Module instances counted as signal names style-linter Verilog style-linter issues
#2388 opened Apr 9, 2025 by Khrig
parameter-name-style regex without OR enhancement New feature or request style-linter Verilog style-linter issues
#2387 opened Apr 8, 2025 by Khrig
Error when missing module language-server Language server related issues
#2385 opened Apr 7, 2025 by qarlosalberto
text source file with CRLF do not properly format when using "//" comment formatter Verilog code formatter issues
#2383 opened Apr 1, 2025 by maxicraft0
1
Quiet mode language-server Language server related issues
#2377 opened Mar 30, 2025 by qarlosalberto
5
Disable linter language-server Language server related issues
#2376 opened Mar 29, 2025 by qarlosalberto
15
On Windows, CRLF line endings are not preserved when using '--inplace' formatter Verilog code formatter issues
#2370 opened Mar 25, 2025 by cezchitos
5
wrong formatting of consecutive directives formatter Verilog code formatter issues
#2369 opened Mar 24, 2025 by keesj
max field identifier in binsof is recognized as wrong syntax rejects-valid syntax If the parser wrongly rejects syntactically valid code (according to SV-2017).
#2367 opened Mar 22, 2025 by ButterSus
Comparison of std::string_view iterators from different std::string_view objects is UB
#2366 opened Mar 20, 2025 by gian21391
9
verible-verilog-format issue with newlines in comments when reading from stdout on Windows formatter Verilog code formatter issues
#2365 opened Mar 20, 2025 by davidmedinasigasi
Veribles formatter fails to parse input formatter Verilog code formatter issues
#2364 opened Mar 18, 2025 by joaovam
Formatter Features Request
#2363 opened Mar 13, 2025 by Remillard
3
prevent merging single-line statements without begin/end onto the same line of if/else formatter Verilog code formatter issues
#2361 opened Mar 2, 2025 by Liuliuliu7
[macOS] Failed to install verible through brew
#2360 opened Feb 28, 2025 by Jesper-Jung
1
Verible's formatter fails to lex/parse input formatter Verilog code formatter issues
#2359 opened Feb 20, 2025 by joaovam
1
verible-verilog-format inserting spaces around *nix path separators, resulting in compile errors. formatter Verilog code formatter issues
#2352 opened Feb 11, 2025 by AIS-L
Formatter fails to converge due to attribute for port and comment (with a few spaces) after second port definition formatter Verilog code formatter issues
#2349 opened Feb 6, 2025 by david-sawatzke
let construct formatting formatter Verilog code formatter issues
#2348 opened Jan 31, 2025 by Sladkoeshechka
Interface class formatting formatter Verilog code formatter issues
#2347 opened Jan 31, 2025 by Sladkoeshechka
Error lex/parsing-ing formatted output. formatter Verilog code formatter issues
#2346 opened Jan 31, 2025 by Sladkoeshechka
3
ProTip! Type g p on any issue or pull request to go back to the pull request listing page.