Skip to content

[rollout] fix: error in sgyang async mode#2098

Merged
zhaochenyang20 merged 3 commits intoverl-project:mainfrom
chenhaiq:fix_sglang_async_param_validation
Jun 20, 2025
Merged

[rollout] fix: error in sgyang async mode#2098
zhaochenyang20 merged 3 commits intoverl-project:mainfrom
chenhaiq:fix_sglang_async_param_validation

Conversation

@chenhaiq
Copy link
Collaborator

Fixed regression from:
 - verl-project#1668
 - verl-project#1933

Added e2e test for both sglang and vllm async mode test
@chenhaiq chenhaiq requested a review from zhaochenyang20 as a code owner June 19, 2025 06:35
@chenhaiq chenhaiq requested review from eric-haibin-lin and removed request for zhaochenyang20 June 19, 2025 06:36
@chenhaiq chenhaiq changed the title [rollout] fix error in sgyang async mode [rollout] fix: error in sgyang async mode Jun 19, 2025
Copy link
Collaborator

@eric-haibin-lin eric-haibin-lin left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

I am not sure why but the CI consistently times out on the sglang test. The last msg is:

(WorkerDict pid=20521) 2025-06-19 22:20:54,620 - INFO - flashinfer.jit: Loading JIT ops: batch_prefill_with_kv_cache_dtype_q_bf16_dtype_kv_bf16_dtype_o_bf16_dtype_idx_i32_head_dim_qk_64_head_dim_vo_64_posenc_0_use_swa_False_use_logits_cap_False_f16qk_False
(WorkerDict pid=20521) 2025-06-19 22:20:54,621 - INFO - flashinfer.jit: Loading JIT ops: batch_prefill_with_kv_cache_dtype_q_bf16_dtype_kv_bf16_dtype_o_bf16_dtype_idx_i32_head_dim_qk_64_head_dim_vo_64_posenc_0_use_swa_False_use_logits_cap_False_f16qk_False

@zhaochenyang20 zhaochenyang20 merged commit 6642bb2 into verl-project:main Jun 20, 2025
44 of 47 checks passed
@zhaochenyang20
Copy link
Collaborator

I am not sure why but the CI consistently times out on the sglang test. The last msg is:

(WorkerDict pid=20521) 2025-06-19 22:20:54,620 - INFO - flashinfer.jit: Loading JIT ops: batch_prefill_with_kv_cache_dtype_q_bf16_dtype_kv_bf16_dtype_o_bf16_dtype_idx_i32_head_dim_qk_64_head_dim_vo_64_posenc_0_use_swa_False_use_logits_cap_False_f16qk_False
(WorkerDict pid=20521) 2025-06-19 22:20:54,621 - INFO - flashinfer.jit: Loading JIT ops: batch_prefill_with_kv_cache_dtype_q_bf16_dtype_kv_bf16_dtype_o_bf16_dtype_idx_i32_head_dim_qk_64_head_dim_vo_64_posenc_0_use_swa_False_use_logits_cap_False_f16qk_False

I think this is right

yellowbee686 pushed a commit to yellowbee686/verl that referenced this pull request Jun 23, 2025
Fixed regression from:
 - verl-project#1668
 - verl-project#1933

Added e2e test for both sglang and vllm async mode test
Tyizhanshen pushed a commit to HyperdriveHustle/verl that referenced this pull request Jul 1, 2025
Fixed regression from:
 - verl-project#1668
 - verl-project#1933

Added e2e test for both sglang and vllm async mode test
whatadayG pushed a commit to whatadayG/verl that referenced this pull request Sep 5, 2025
Fixed regression from:
 - verl-project#1668
 - verl-project#1933

Added e2e test for both sglang and vllm async mode test
chenjiaoAngel added a commit to chenjiaoAngel/verl that referenced this pull request Nov 14, 2025
Fixed regression from:
 - verl-project#1668
 - verl-project#1933

Added e2e test for both sglang and vllm async mode test
TimurTaepov pushed a commit to giorgossideris/verl that referenced this pull request Dec 20, 2025
Fixed regression from:
 - verl-project#1668
 - verl-project#1933

Added e2e test for both sglang and vllm async mode test
vyomakesh0728 added a commit to vyomakesh0728/verl that referenced this pull request Jan 22, 2026
Fixed regression from:
 - verl-project#1668
 - verl-project#1933

Added e2e test for both sglang and vllm async mode test
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

3 participants