-
Notifications
You must be signed in to change notification settings - Fork 874
Issues: YosysHQ/yosys
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
Synthesis fails on MacOS but succeeds on Linux (possibly ABC error)
pending-verification
This issue is pending verification and/or reproduction
#4618
opened Sep 29, 2024 by
agrif
VCD file parsing error in sim pass with GHDL-generated VCDs due to whitespace handling
pending-verification
This issue is pending verification and/or reproduction
#4617
opened Sep 27, 2024 by
RCoeurjoly
Yosys Synthesis Fails with std::out_of_range Error in OPT_DEMORGAN Pass
pending-verification
This issue is pending verification and/or reproduction
#4610
opened Sep 24, 2024 by
LoSyTe
Nanoxplore synthesis does not works when using abc9 flow
pending-verification
This issue is pending verification and/or reproduction
#4606
opened Sep 19, 2024 by
samhanic
Port names starting with '%' cause stack buffer overflow during error reporting
pending-verification
This issue is pending verification and/or reproduction
#4599
opened Sep 13, 2024 by
mattyoung101
verific: wrong source attribute for $add cell with binary literal operand
pending-verification
This issue is pending verification and/or reproduction
#4597
opened Sep 12, 2024 by
RCoeurjoly
Inconsistency with how libyosys is imported in Python
feature-request
#4591
opened Sep 9, 2024 by
donn
Synthesis with synth_xilinx crashes in TECHMAP pass
pending-verification
This issue is pending verification and/or reproduction
#4590
opened Sep 9, 2024 by
marzoul
Problems with 3 bit add not passing eqy
pending-verification
This issue is pending verification and/or reproduction
#4573
opened Aug 30, 2024 by
oharboe
ASTNode::simplify has supralinear performance with deep nesting of expressions
pending-verification
This issue is pending verification and/or reproduction
#4562
opened Aug 22, 2024 by
whitequark
Cannot select and cutpoint blackbox modules
pending-verification
This issue is pending verification and/or reproduction
#4561
opened Aug 22, 2024 by
RCoeurjoly
Double free on exit when design is saved (pyosys+gcc LTO only)
pending-verification
This issue is pending verification and/or reproduction
#4535
opened Aug 13, 2024 by
ACharlyR
Previous Next
ProTip!
Type g i on any issue or pull request to go back to the issue listing page.