Skip to content

Navigation Menu

Explore
By company size
By use case
By industry
View all solutions
Topics
- AI
- DevOps
- Security
- Software Development
- View all
Explore
- GitHub Sponsors
  Fund open source developers
- The ReadME Project
  GitHub community articles
Repositories
- Enterprise platform
  AI-powered developer platform
Available add-ons
Pricing

Search code, repositories, users, issues, pull requests...

Search

Clear

Search syntax tips

Provide feedback

We read every piece of feedback, and take your input very seriously.

Include my email address so I can be contacted

Saved searches

Use saved searches to filter your results more quickly

Name

Query

To see all available qualifiers, see our documentation.

You signed in with another tab or window. Reload to refresh your session. You signed out in another tab or window. Reload to refresh your session. You switched accounts on another tab or window. Reload to refresh your session.

Dismiss alert

NetFPGA / NetFPGA-SUME-public Public

Notifications You must be signed in to change notification settings
Fork 46
Star 113

Code
Pull requests
Actions
Projects
Wiki
Security
Insights

Additional navigation options

Code
Pull requests
Actions
Projects
Wiki
Security
Insights

Home

Jump to bottom Edit New page

noaz edited this page Mar 27, 2015 · 19 revisions

Welcome to the NetFPGA-SUME-public wiki!

Add a custom footer

Toggle table of contents Pages 63

Home
Acceptance Test Project
Acceptance Test Project Implementation
Acceptance Test Project Vivado 2020.1 and Ubuntu 2020.4
Before opening issues
Contrib. Core: Delay
Contrib. Core: Input Arbiter 6in
Contrib. Core: Large CAM
Contrib. Core: NetFPGA SUME PktGen
Contrib. Core: Rate Limiter
Contrib. Project: Blueswitch
Contrib. Project: Encap Decap
Contrib. Project: Latency Gadget: delay_mb
Contrib. Project: Reference_emu
Contributed Documents
Contributing Code
DDR3 SDRAM Performance with Xilinx MIG
FPGA Programming
Getting Started Guide
Hardware Tests
Hardware Tests Vivado 2020.1 and Ubuntu 2020.4
Installation of Vivado Vitis 2020.1 and 2020.2 on Ubuntu 2020.4 LTS
Known issues
License
Motherboard Information
NetFPGA Design Challenge 2017 Results
NetFPGA SUME Design Flow
NetFPGA SUME FAQ
NetFPGA SUME NetSoC RISCV
NetFPGA SUME Reference Learning Switch
NetFPGA SUME Reference Learning Switch Lite
NetFPGA SUME Reference Learning Switch Lite Vivado 2020.1 and Ubuntu 2020.4
NetFPGA SUME Reference Learning Switch Vivado 2020.1 Ubuntu 2020.4
NetFPGA SUME Reference NIC
NetFPGA SUME Reference NIC Vivado 2020.1 and Ubuntu 2020.4
NetFPGA SUME Reference Router
NetFPGA SUME Reference Router Vivado 2020.4 and Ubuntu 2020.1
NetFPGA SUME Simulations
NetFPGA SUME TCAM IPs
Network Setup for Ubuntu 2020.4 LTS
Projects
Projects Ideas List
Reference NIC iperf tests
Reference Operating System Setup Guide
Reference Operating System Setup Guide (Vivado 2015)
Registers Infrastrcture
Release Notes
Report a security vulnerability
Restore PCIE Configuration
RIFFA DMA Engine
Standard IP Interfaces
Std. Core: 10G Ethernet Interface
Std. Core: 10G Ethernet Interface Shared
Std. Core: Input Arbiter
Std. Core: Output Port Lookup (Learning Switch)
Std. Core: Output Port Lookup (NIC)
Std. Core: Output Port Lookup (Router)
Std. Core: Output Queues
The NetFPGA Contributors
Vivado Licensing
Vlan Adder module
Vlan Remover Module
Xilinx 10G MAC License

Add a custom sidebar

Clone this wiki locally

Footer

© 2025 GitHub, Inc.

Footer navigation

Terms
Privacy
Security
Status
Docs
Contact

You can’t perform that action at this time.