Skip to content

[WIP] Adding Custom RR Graph Builder to OpenFPGA #3325

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom
Open
wants to merge 195 commits into
base: master
Choose a base branch
from
Open

[WIP] Adding Custom RR Graph Builder to OpenFPGA #3325

wants to merge 195 commits into from
+3,745 −315

Conversation

@amin1377
Copy link
Contributor

@amin1377 amin1377 commented Oct 28, 2025

No description provided.

amin1377 added 30 commits October 14, 2025 12:24
@amin1377
[cli] add crr cli parameters
76d8496
@amin1377
[setup_vpr] add structs for crrOpts
a1b7cc9
@amin1377
[utils] pass CRROpts to alloc_routing_structs
8f30644
@amin1377
[place] padd crropts to relevant funcitons in placement
f18cc17
@amin1377
[vpr][types] add t_crr_opts
81b4cc1
@amin1377
[vpr][base] pass CRROpts to relevant base functions
1500928
@amin1377
[vpr][route] pass crr_opts to relevant routing functions
4bb1fbd
@amin1377
[vpr][route] pass crr_opts to build_tileable_unidir_rr_graph
3b8da60
@amin1377
[libs][external] add openXLSX
5bdab0a
@amin1377
[cli] fix default values for crr params
b9f40e6
@amin1377
[vpr][route][tileable] call crr generator if sb_maps is not empty
664ca84
@amin1377
[libs][external] add OpenXLSX to external libs cmake
3f1518b
@amin1377
[vpr][route][rr_graph] include crr_graph_edge_builder in tileable rr …
c8c964e 
…graph builder
@amin1377
[vpr][route][crr] add df processor
b196045
@amin1377
[vpr][route][crr] add init impl for crr_graph_edge_builder
9a57b25
@amin1377
[vpr][cmake] add openXLSX
7fa8969
@amin1377
[vpr][route][rr_graph] fix warnings
e7bd77e
@amin1377
[libs][external] add yaml-cpp
1d16bf3
@amin1377
[cmake] add yaml-cpp to cmake files
afe9b9c
@amin1377
[crr][switch_block_manager] add header file
2f361fd
@amin1377
[vpr][route][crr] add pattern matcher
7ea7740
@amin1377
[vpr][route][crr][switch_block_manager] add missing libs
d2b81e6
@amin1377
[vpr][route][crr] rename pattern_match to crr_pattern_matcher
6a05626
@amin1377
[vpr][route][crr] add switch block mng impl
7343fce
@amin1377
[vpr][route][crr] add crr.h/cpp
7c03721
@amin1377
[vpr][route][crr] add crr_common.h
835f5e2
@amin1377
[vpr][route][crr] add xml_handler.h/cpp
d2619f8
@amin1377
[vpr][route][crr] fix compile problems with xml_handler
7f32380
@amin1377
[vpr][route][crr] add node_lookup_mng
d38f924
@amin1377
[vpr][route][crr] add crr thread pool
9164048
amin1377 and others added 15 commits November 17, 2025 12:52
@amin1377
[vpr] fix instances of rr graph view
de52b91
@AmirhosseinPoolad
Make remove_edges use ranges
e2cee0c
@AmirhosseinPoolad
Pass RRNodeIds by value
4573aa9
@AmirhosseinPoolad
Add newline to 2D scatter-gather comment
6b39edc
@AmirhosseinPoolad
Rename interposer_cut to rr_graph_interposer
0fc6d07
@AmirhosseinPoolad
Add static function declarations to rr_graph_interposer.cpp
dda2e43
@AmirhosseinPoolad
Add std::pair include
61ebf99
@AmirhosseinPoolad
Fix formatting issues
561b5fb
@AmirhosseinPoolad
Fix bug with checking if device has interposer cuts
b57b08f
@amin1377
[lib][rr_graph] add remove_node header
4830963
@amin1377
[lib][rr_graph] erase node_tilable_track_nums_ when removing a node
3b9f552
@amin1377
Merge branch 'remove_node' of https://github.com/verilog-to-routing/v…
29bfe3c 
…tr-verilog-to-routing into add_crr
@AmirhosseinPoolad
Unset partitioned_ flag in RR Graph remove edges
0c0f149
@amin1377
[lib][rr_graph] fix merge conflict
a1859aa
@AmirhosseinPoolad
Improve RR Graph Interposer comments
ef319d7
@github-actions github-actions bot added the docs Documentation label Nov 18, 2025
@github-actions github-actions bot added the libarchfpga Library for handling FPGA Architecture descriptions label Nov 19, 2025
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Reviewers

No reviews

Assignees

No one assigned

Labels

docs Documentation external_libs infra Project Infrastructure lang-cpp C/C++ code lang-make CMake/Make code lang-perl Perl code lang-python Python code lang-shell Shell scripts (bash etc.) libarchfpga Library for handling FPGA Architecture descriptions VPR VPR FPGA Placement & Routing Tool

Projects

None yet

Milestone

No milestone

Development

Successfully merging this pull request may close these issues.

3 participants

@amin1377 @AmirhosseinPoolad