Skip to content
@verilog-to-routing

Verilog to Routing

Pinned Loading

  1. vtr-verilog-to-routing vtr-verilog-to-routing Public

    Verilog to Routing -- Open Source CAD Flow for FPGA Research

    C++ 1k 395

Repositories

Showing 7 of 7 repositories
  • vtr-verilog-to-routing Public

    Verilog to Routing -- Open Source CAD Flow for FPGA Research

    verilog-to-routing/vtr-verilog-to-routing’s past year of commit activity
    C++ 1,028 395 432 (15 issues need help) 59 Updated Dec 10, 2024
  • libblifparse Public

    Parsing library for BLIF netlists

    verilog-to-routing/libblifparse’s past year of commit activity
    C++ 18 MIT 10 2 2 Updated Nov 1, 2024
  • tatum Public

    Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits

    verilog-to-routing/tatum’s past year of commit activity
    C++ 55 MIT 10 3 1 Updated May 28, 2024
  • verilog-to-routing.github.io Public

    Website for Verilog to Routing

    verilog-to-routing/verilog-to-routing.github.io’s past year of commit activity
    SCSS 5 2 0 4 Updated Mar 19, 2024
  • ezgl Public
    verilog-to-routing/ezgl’s past year of commit activity
    C++ 8 Apache-2.0 5 0 0 Updated Feb 12, 2024
  • libsdcparse Public
    verilog-to-routing/libsdcparse’s past year of commit activity
    C++ 11 MIT 6 2 1 Updated Jan 29, 2020
  • vtr-buildbot Public

    Buildbot Infrastructure for VTR

    verilog-to-routing/vtr-buildbot’s past year of commit activity
    HTML 5 3 0 0 Updated Dec 12, 2019

Top languages

Loading…

Most used topics

cad eda