a project to check the FOSS synthesizers against vendors EDA tools
-
Updated
Sep 26, 2020 - Makefile
a project to check the FOSS synthesizers against vendors EDA tools
A template for starting a Verilog project with FuseSoC integration, Icarus simulation, Verilator linting, Yosys usage report, and VS Code syntax highlighting.
Add a description, image, and links to the verilator topic page so that developers can more easily learn about it.
To associate your repository with the verilator topic, visit your repo's landing page and select "manage topics."