simple verilog digital circuits sampels (halfAdder, fullAdder, ALSU , ...)
-
Updated
Jun 9, 2023 - Verilog
simple verilog digital circuits sampels (halfAdder, fullAdder, ALSU , ...)
All the fundamental generic verilog modules in one repository. These are fundamentals by my standard, so feel free to suggest more.
Verilog Programs
32-bit ALU design for MIPS.
VHDL(Verilog Hardware Description Language) is a programming language using which one can simulate hardware circuits
ALU register implementation and added functionalities for shifts
This repository is basic start of building your own processor using verilog (hdl).
A collection of Verilog code examples, perfect for beginners or anyone looking to learn Verilog. These examples are based on my homework assignments from my university and include comments and explanations to help you understand the code better. Check out the link below for more information about Verilog!! 👇
Add a description, image, and links to the mux topic page so that developers can more easily learn about it.
To associate your repository with the mux topic, visit your repo's landing page and select "manage topics."