Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

✨ add support for RISC-V Zks* ISA extensions #1040

Merged
merged 14 commits into from
Sep 28, 2024
Merged

Conversation

stnolting
Copy link
Owner

@stnolting stnolting commented Sep 28, 2024

This PR adds support for the RISC-V scalar cryptographic "ShangMi algorithm suite" ISA extensions (Zks*).

  • Zksed: ShangMi block ciphers: sm4ed sm4ks
  • Zksh: ShangMi hash functions sm3p0 sm3p1

If both sub-extensions are implemented (plus the basic Zk* ISA extensions) the processor configuration complies to the Zks ISA extension.

@stnolting stnolting added enhancement New feature or request risc-v compliance Modification to comply with official RISC-V specs. HW Hardware-related labels Sep 28, 2024
@stnolting stnolting self-assigned this Sep 28, 2024
@stnolting stnolting marked this pull request as ready for review September 28, 2024 19:38
@stnolting stnolting changed the title ✨ add support for RISC-V Zk* ISA extensions ✨ add support for RISC-V Zks* ISA extensions Sep 28, 2024
@stnolting stnolting merged commit 940edf2 into main Sep 28, 2024
10 checks passed
@stnolting stnolting deleted the zks_isa_extensions branch September 28, 2024 22:41
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
enhancement New feature or request HW Hardware-related risc-v compliance Modification to comply with official RISC-V specs.
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant