Skip to content

[RegAlloc][AArch64] Add test case for terminal rule. NFC #170035

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
hstk30-hw merged 2 commits into from
Dec 9, 2025
Merged

[RegAlloc][AArch64] Add test case for terminal rule. NFC #170035

Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
49ca8a9
[RegAlloc][AArch64] Add test case for terminal rule. NFC
hstk30-hw Nov 30, 2025
1487dc3
use update_mir_test_checks.py
hstk30-hw Dec 3, 2025
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
136 changes: 136 additions & 0 deletions llvm/test/CodeGen/AArch64/apply-terminal-rule.mir
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -0,0 +1,136 @@
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py UTC_ARGS: --version 6
# RUN: llc -mtriple=aarch64 -run-pass=register-coalescer -terminal-rule=1 -o - %s | FileCheck %s

# Apply terminal rule for: %5
--- |
@A = external dso_local global [100 x i32], align 4

define i32 @test(i32 %n) {
entry:
%cmp63 = icmp sgt i32 %n, 0
br i1 %cmp63, label %for.body.preheader, label %for.cond.cleanup

for.body.preheader: ; preds = %entry
%0 = load i32, i32* getelementptr inbounds ([100 x i32], [100 x i32]* @A, i64 0, i64 0), align 4
br label %for.body

for.cond.cleanup: ; preds = %for.body, %entry
%sum.0.lcssa = phi i32 [ %n, %entry ], [ %div, %for.body ]
ret i32 %sum.0.lcssa

for.body: ; preds = %for.body, %for.body.preheader
%lsr.iv = phi i32 [ %n, %for.body.preheader ], [ %lsr.iv.next, %for.body ]
%sum.065 = phi i32 [ %div, %for.body ], [ %n, %for.body.preheader ]
%call = tail call i32 @_Z3usei(i32 %0)
%div = sdiv i32 %sum.065, %call
%lsr.iv.next = add i32 %lsr.iv, -1
%exitcond.not = icmp eq i32 %lsr.iv.next, 0
br i1 %exitcond.not, label %for.cond.cleanup, label %for.body
}

declare i32 @_Z3usei(i32)

...
---
name: test
alignment: 4
tracksRegLiveness: true
liveins:
- { reg: '$w0', virtual-reg: '%6' }
frameInfo:
maxAlignment: 1
adjustsStack: true
hasCalls: true
maxCallFrameSize: 0
machineFunctionInfo: {}
body: |
; CHECK-LABEL: name: test
; CHECK: bb.0.entry:
; CHECK-NEXT: successors: %bb.1(0x50000000), %bb.4(0x30000000)
; CHECK-NEXT: liveins: $w0
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: [[COPY:%[0-9]+]]:gpr32common = COPY $w0
; CHECK-NEXT: dead $wzr = SUBSWri [[COPY]], 1, 0, implicit-def $nzcv
; CHECK-NEXT: Bcc 10, %bb.1, implicit killed $nzcv
; CHECK-NEXT: B %bb.4
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: bb.1.for.body.preheader:
; CHECK-NEXT: successors: %bb.3(0x80000000)
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: [[ADRP:%[0-9]+]]:gpr64common = ADRP target-flags(aarch64-page) @A
; CHECK-NEXT: [[LDRWui:%[0-9]+]]:gpr32 = LDRWui [[ADRP]], target-flags(aarch64-pageoff, aarch64-nc) @A :: (dereferenceable load (s32) from @A)
; CHECK-NEXT: [[COPY1:%[0-9]+]]:gpr32common = COPY [[COPY]]
; CHECK-NEXT: B %bb.3
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: bb.2.for.cond.cleanup:
; CHECK-NEXT: $w0 = COPY [[COPY]]
; CHECK-NEXT: RET_ReallyLR implicit $w0
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: bb.3.for.body:
; CHECK-NEXT: successors: %bb.2(0x04000000), %bb.3(0x7c000000)
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: ADJCALLSTACKDOWN 0, 0, implicit-def dead $sp, implicit $sp
; CHECK-NEXT: $w0 = COPY [[LDRWui]]
; CHECK-NEXT: BL @_Z3usei, csr_aarch64_aapcs, implicit-def dead $lr, implicit $sp, implicit $w0, implicit-def $sp, implicit-def $w0
; CHECK-NEXT: ADJCALLSTACKUP 0, 0, implicit-def dead $sp, implicit $sp
; CHECK-NEXT: [[COPY2:%[0-9]+]]:gpr32 = COPY $w0
; CHECK-NEXT: [[COPY:%[0-9]+]]:gpr32common = SDIVWr [[COPY]], [[COPY2]]
; CHECK-NEXT: [[COPY1:%[0-9]+]]:gpr32common = SUBSWri [[COPY1]], 1, 0, implicit-def $nzcv
; CHECK-NEXT: Bcc 0, %bb.2, implicit killed $nzcv
; CHECK-NEXT: B %bb.3
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: bb.4:
; CHECK-NEXT: successors: %bb.2(0x80000000)
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: B %bb.2
bb.0.entry:
successors: %bb.1(0x50000000), %bb.4(0x30000000)
liveins: $w0

%0:gpr32common = COPY $w0
dead $wzr = SUBSWri %0:gpr32common, 1, 0, implicit-def $nzcv
Bcc 10, %bb.1, implicit killed $nzcv
B %bb.4

bb.1.for.body.preheader:
successors: %bb.3(0x80000000)

%1:gpr64common = ADRP target-flags(aarch64-page) @A
%2:gpr32 = LDRWui %1:gpr64common, target-flags(aarch64-pageoff, aarch64-nc) @A :: (dereferenceable load (s32) from `i32* getelementptr inbounds ([100 x i32], [100 x i32]* @A, i64 0, i64 0)`)
%3:gpr32all = COPY %2:gpr32
%4:gpr32sp = COPY %0:gpr32common
%5:gpr32 = COPY %0:gpr32common
B %bb.3

bb.2.for.cond.cleanup:
%6:gpr32all = COPY %7:gpr32all
$w0 = COPY %6:gpr32all
RET_ReallyLR implicit $w0

bb.3.for.body:
successors: %bb.2(0x04000000), %bb.3(0x7c000000)

%8:gpr32 = COPY %5:gpr32
%9:gpr32sp = COPY %4:gpr32sp
ADJCALLSTACKDOWN 0, 0, implicit-def dead $sp, implicit $sp
$w0 = COPY %3:gpr32all
BL @_Z3usei, csr_aarch64_aapcs, implicit-def dead $lr, implicit $sp,implicit killed $w0, implicit-def $sp, implicit-def $w0
ADJCALLSTACKUP 0, 0, implicit-def dead $sp, implicit $sp
%10:gpr32 = COPY $w0
%11:gpr32 = SDIVWr %8:gpr32, %10:gpr32
%12:gpr32all = COPY %11:gpr32
%13:gpr32 = SUBSWri %9:gpr32sp, 1, 0, implicit-def $nzcv
%14:gpr32all = COPY %13:gpr32
%7:gpr32all = COPY %12:gpr32all
%4:gpr32sp = COPY %14:gpr32all
%5:gpr32 = COPY %12:gpr32all
Bcc 0, %bb.2, implicit killed $nzcv
B %bb.3

bb.4:
successors: %bb.2(0x80000000)

%7:gpr32all = COPY %0:gpr32common
B %bb.2

...