Fix issue in prefetching column major matrix.#4611
Conversation
There was a problem hiding this comment.
Pull Request Overview
This PR fixes the tiling-shape computation for column-major matrices in the prefetch lowering by swapping the dimensions and updating the tensor type; it also adds new row-major prefetch tests.
- Swap the tensor shape dimensions for column-major support and recreate the tensor type
- Add MLIR tests covering scalar-mask and block-pointer prefetch in row-major mode
Reviewed Changes
Copilot reviewed 2 out of 2 changed files in this pull request and generated 1 comment.
| File | Description |
|---|---|
| third_party/intel/lib/TritonIntelGPUToLLVM/LoadStoreOpToLLVM.cpp | Swap dimensions and reconstruct tensorType for column-major matrices |
| test/TritonIntelGPU/prefetch-to-llvm.mlir | Add new test cases for row-major ttig.prefetch scenarios |
Comments suppressed due to low confidence (1)
test/TritonIntelGPU/prefetch-to-llvm.mlir:266
- The new tests cover
row_majorprefetch paths but lack acolumn_majorcase. Add a test withttig.block_io = "column_major"to verify the column-major fix.
}
88fac6a to
dc8c06c
Compare
dc8c06c to
c13fa76
Compare
|
@chengjunlu pls add an attached issue to the PR. |
|
@chengjunlu any impact on the benchmarks ? |
CI: https://github.com/intel/intel-xpu-backend-for-triton/actions/runs/16122585980 |
There was a problem hiding this comment.
Regression on GEMM (A^t@B): https://github.com/intel/intel-xpu-backend-for-triton/actions/runs/16122585980/job/45491842774
GEMM (A^t@B) passes with second attempt, but there may be some issues of this change with that benchmark, as the same change caused failures before with the same benchmark: https://github.com/intel/intel-xpu-backend-for-triton/actions/runs/14777632147/job/41503097292.
d671bdc to
dd6c641
Compare
Thanks for the benchmark run @whitneywhtsang, looks like the code generated for the 2D block prefetch is incorrect. |
88aed22 to
3c87de3
Compare
|
Waiting for a PVC 1550 to run the benchmark tests again. |
87b7652 to
1e9fd7e
Compare
Signed-off-by: Lu,Chengjun <chengjun.lu@intel.com>
|
Benchmark BMG CI: https://github.com/intel/intel-xpu-backend-for-triton/actions/runs/16184418309 |
|
Fixed the error shown in #4611 (comment) in |
|
Rerun the failed tests which is caused by test of interpreter. The changes has no impact to the Triton Interpreter. |
|
Created an upstream PR triton-lang/triton#7470 for the Interpreter failure. |
That PR is merged in and in our latest main branch. Rebasing and trying CI again. |
Signed-off-by: Whitney Tsang <whitney.tsang@intel.com>
|
Depends on #4690 |



The prefetching lowering uses the incorrect shape sizes to get the tiling shape for column major matrix.