Skip to content
View donn's full-sized avatar

Organizations

@NixOS @AUCOHL

Block or report donn

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
donn/Readme.md

Hi!

I am Mohamed "Donn" Gaber, a graduate student at the American University in Cairo's Open Hardware Lab. I am currently also a part-time CAD Tool Engineering Contractor with Silimate, Inc.

Previously, I maintained OpenLane and OpenLane 2 at Efabless Corporation, which I am currently working on forking over to the FOSSi Foundation.

I studied Computer Engineering at the American University in Cairo.

Highlights

  • OpenLane - The premier open-source RTL-to-GDSII flow by Efabless Corporation, used for countless designs on the Google OpenMPW and Efabless chipIgnite shuttles, based on Yosys, OpenROAD, Magic, KLayout and other tools.
  • Fault - Somehow the only open-source design-for-test solution, including ATPG, Scan Chain Stitching, and TAP insertion and verification.

Side Projects

These get patches in my dwindling spare time and are pretty inactive, but I'm still mostly proud of them.

  • Nudelta, a reverse-engineered open-source alternative to the console for NuPhy keyboards
  • Oak, a browser-based assembler/simulator generator
  • Phi, a more focused take on Verilog that started as my undergrad thesis project

Contacts

I do not maintain other social media presences.

Pinned Loading

  1. nudelta Public

    Open source NuPhy Console alternative

    JavaScript 549 26

  2. AUCOHL/Fault Public

    A complete open-source design-for-testing (DFT) Solution

    Swift 148 32

  3. AUCOHL/DFFRAM Public

    Standard Cell Library based Memory Compiler using FF/Latch cells

    Verilog 144 33

  4. efabless/openlane2 Public

    The next generation of OpenLane, rewritten from scratch with a modular architecture

    Python 281 59

654 contributions in the last year

Contribution Graph
Day of Week April May June July August September October November December January February March April
Sunday
Monday
Tuesday
Wednesday
Thursday
Friday
Saturday
Less
No contributions.
Low contributions.
Medium-low contributions.
Medium-high contributions.
High contributions.
More

Activity overview

Contributed to efabless/openlane2, The-OpenROAD-Project/OpenROAD, efabless/nix-eda and 61 other repositories
Loading A graph representing donn's contributions from April 21, 2024 to April 22, 2025. The contributions are 56% commits, 24% pull requests, 10% code review, 10% issues.

Contribution activity

April 2025

Created 3 repositories

Created a pull request in Silimate/OpenSTA that received 24 comments

Complex Filter Expressions

Implements support for parentheses in filter expressions using a new C++ expression parser implementing the shunting yard algorithm, which returns …

+592 −141 lines changed 24 comments
Opened 4 other pull requests in 4 repositories
Reviewed 2 pull requests in 2 repositories

Created an issue in The-OpenROAD-Project/OpenROAD that received 4 comments

tap: insertion pattern may leave "tap deserts" with higher values

Describe the bug With a higher tap distance value for sky130, the tap insertion pattern causes some parts of the design (specifically in this desig…

4 comments
Opened 2 other issues in 2 repositories
Loading