Skip to content

SystemVerilog .* wildcard port connections #1240

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Draft
wants to merge 2 commits into
base: main
Choose a base branch
from

SystemVerilog .* wildcard port connections

1940921
Select commit
Loading
Failed to load commit list.
Sign in for the full log view
Draft

SystemVerilog .* wildcard port connections #1240

SystemVerilog .* wildcard port connections
1940921
Select commit
Loading
Failed to load commit list.
check-clang-format
succeeded Sep 16, 2025 in 1m 40s