Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Support VERILOG_INCLUDE_DIRS in linter #2046

Merged

Conversation

piotro888
Copy link
Contributor

Adds support for VERILOG_INCLUDE_DIRS option to Verilator linter (in synthesis.tcl command run_verilator)

This option is already supported in synthesis by yosys, so it would be nice if it would also work with linter. Without it, some designs that are synthesized fine, cannot pass the linter.

If preferred, this option could be renamed to LINTER_INCLUDE_DIRS, as a independent option from yosys one. I'm not sure which one would fit better.

Copy link
Collaborator

@donn donn left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

looks good- thank you for catching that!

@donn donn merged commit 1e9efe9 into The-OpenROAD-Project:master Nov 16, 2023
@piotro888 piotro888 deleted the patch-include-dirs-verilator branch November 16, 2023 08:01
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants