Skip to content

SystemRDL/PeakRDL

Folders and files

NameName
Last commit message
Last commit date

Latest commit

b199a0f · Mar 12, 2025

History

82 Commits
Mar 9, 2025
Mar 12, 2025
Oct 18, 2023
Mar 11, 2025
Mar 9, 2025
Mar 11, 2025
Aug 17, 2022
Dec 17, 2024
Apr 5, 2020
Dec 15, 2024

Repository files navigation

Documentation Status build Coverage Status PyPI - Python Version

PeakRDL

PeakRDL is a free and open-source control & status register (CSR) generator toolchain. This project provides a command-line tool that unifies many aspects of register automation such as generating Verilog CSR RTL, compiling a C register abstraction layer, and many more. PeakRDL is centered around the SystemRDL register description language, but is also capable of working with other CSR specifications like IP-XACT.

This tool can:

  • Process SystemRDL 2.0 register descriptions.
  • Generate synthesizable SystemVerilog RTL register blocks.
  • Generate a C register abstraction header for software.
  • Import & export IP-XACT XML.
  • Create rich and dynamic HTML documentation.
  • Build a UVM register model abstraction layer.
  • Extend this tool with your own plugin.
  • ... or use one of the many community plugins

Documentation

See the PeakRDL Documentation for more details.