Repository navigation
[Config] configs: add tuned configs for Qwen3-VL-235B MXFP4 (gfx950) - #4554
Conversation
🏷️ CI GuideRuns automatically on every PR:
Extended tests (opt-in via labels):
|
f635510 to
2d37e75
Compare
2d37e75 to
bb8c63d
Compare
Signed-off-by: Vorapol Assavasangthong <Vorapol.Assavasangthong@amd.com> Co-authored-by: Bishwo Adhikari <Bishwo.Adhikari@amd.com>
Signed-off-by: Vorapol Assavasangthong <Vorapol.Assavasangthong@amd.com> Co-authored-by: Bishwo Adhikari <Bishwo.Adhikari@amd.com>
bb8c63d to
169f1b3
Compare
Current main added two rows that collide with faster Qwen3-VL entries for the same runtime keys. Remove the slower rows so global config merging remains unique and deterministic. Signed-off-by: Vorapol Assavasangthong <Vorapol.Assavasangthong@amd.com>
|
The earlier BF16 duplicate-key failure is fixed on the current head, and the corrected wheel build now passes config merging. One unrelated standard-test shard still needs a maintainer rerun:
Could a maintainer please rerun the failed shard? |
Replace trace-specific rows with reusable runtime buckets and exclude fragile BF16 backends. Add matching untuned manifests while restoring shared BF16 entries. Co-authored-by: Cursor <cursoragent@cursor.com>
|
Thanks for the detailed review. I addressed both points: 1. hipBLASLt exclusion
2. Runtime padded-M grid
E2E validation completed without kernel, graph-capture, or serving errors. The revised configuration retained measurable uplift versus Qwen3-VL tuning disabled: +3.53% TP2 and +4.65% TP4 total throughput on the quick warm workload. |
Motivation
Add gfx950 tuning coverage for
amd/Qwen3-VL-235B-A22B-Instruct-MXFP4across TP1/TP2/TP4/TP8.Added tuning data
q3vl_a4w4_blockscale_tuned_gemm.csv: 7,212 A4W4 blockscale GEMM rows.q3vl_bf16_tuned_gemm.csv: 945 BF16 GEMM rows.q3vl_fp4_tuned_fmoe.csv: 60 FP4 fused-MoE rows.gfx950/ 256 CUs.Data validation
All three files were parsed after rebasing and checked against the runtime merge keys used by their corresponding tuners:
mainmodel configs — passed;usmerge policy;git diff --check— passed.test_moe_2stage.pyGPU-memory exhaustion seen on other PRs, and a maintainer rerun has been requested.End-to-end integration and performance
The Qwen3-VL integration image selected FlyDSL stage-2
_reducerows from this PR. At TP8, 1024 input/output tokens, concurrency 4 on MI355X:_reduce: 375.19 output tok/s, 889.47 total tok/s;This confirms that the rows are active in the intended deployment and documents their measured relationship with #4556. It does not claim an isolated tuned-versus-untuned uplift; the PR is ready for review with the existing data and integration validation.
Qwen3-VL integration stack
b0cc5392; provides full strided MRoPE KV-cache support.Rebase provenance
main:fc2e5d57fb5b8ad8e7e23f7103071dde798ea618ed4b626fbd85e55796df41b86cf0c08b23723d13ce421f8b38764105f7015765c136e5cbe9cf380f