Skip to content
View zhergarvi's full-sized avatar

Block or report zhergarvi

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. hello-world hello-world Public

  2. Validation Validation Public

    Forked from os-fpga/Validation

    Raptor Compiler Validation tests

    Verilog

  3. Raptor Raptor Public

    Forked from os-fpga/Raptor

    Raptor end-to-end FPGA Compiler and GUI

    Verilog

  4. Jira_Testcase Jira_Testcase Public

    Forked from os-fpga/Jira_Testcase

    Verilog

  5. FOEDAG FOEDAG Public

    Forked from os-fpga/FOEDAG

    Framework Open EDA Gui

    C++

  6. ArchBench ArchBench Public

    Forked from os-fpga/ArchBench

    Architecture file validation testcase - RTL to Bitstream simulation flow

    Verilog

702 contributions in the last year

Contribution Graph
Day of Week April May June July August September October November December January February March
Sunday
Monday
Tuesday
Wednesday
Thursday
Friday
Saturday
Less
No contributions.
Low contributions.
Medium-low contributions.
Medium-high contributions.
High contributions.
More

Contribution activity

April 2025

zhergarvi has no activity yet for this period.
Loading