-
Notifications
You must be signed in to change notification settings - Fork 8.2k
drivers: counter: add support for GD32 timer #51955
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Conversation
|
For the CI failure, commit 7d3fdff should contain a change description block. more commit-guidelines |
Thank you for notification. |
bfc0326 to
33a432d
Compare
80812dd to
0f90ca2
Compare
cameled
left a comment
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Some function name need update, others look good for me.
cameled
left a comment
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
LGTM.
|
@nandojve @nordic-krch Please help to review this PR. |
|
Hi @soburi , |
RCU_CFG1_TIMERSEK_MSK -> RCU_CFG1_TIMERSEL_MSK Signed-off-by: TOKITA Hiroshi <[email protected]>
DT_COMPAT_GET_ANY_STATUS_OKAY is not suited for the node's existing check. (This macro returns the stem of the DTS macro name, the stem part is not a defined symbol.) Instead, it should use the DT_HAS_COMPAT_STATUS_OKAY macro. Signed-off-by: TOKITA Hiroshi <[email protected]>
The timer_ids contain timers that belong to any bus. So, It should recognize with entire id, not only the CLOCK_ID_BIT part. Signed-off-by: TOKITA Hiroshi <[email protected]>
Adds support for GD32 timer Note: Currently, it is not supporting RISC-V(GD32V) devices. It needs some work on the interrupt controller first. Signed-off-by: TOKITA Hiroshi <[email protected]>
Add line to yaml for supporting counter Signed-off-by: TOKITA Hiroshi <[email protected]>
Add support for boards that implements the GD32 SoCs. Signed-off-by: TOKITA Hiroshi <[email protected]>
|
Hi @nandojve |
drivers/counter/counter_gd32_timer.c
Outdated
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
shouldn't there be (void)? Same as line below?
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Thanks for pointing out.
I fixed it.
drivers/counter/counter_gd32_timer.c
Outdated
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
name of the variable (now) sounds a bit missleading.
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Rename to compare
Add support for boards that implements the GD32 SoCs. Signed-off-by: TOKITA Hiroshi <[email protected]>
Adds support for GD32 timer
Note: It not supporting RISC-V(GD32V) device at this time.
It needs some work on the interrupt controller first.
Signed-off-by: TOKITA Hiroshi [email protected]
The first 3 commits fix clock_control_gd32.
ied with the GD32F407-START board. The other boards checked compilation only.