Skip to content

[CI][Intel] Skip ROCm-only test_topk_gating_enabled_by_cdna on XPU - #61932

Merged
jikunshang merged 2 commits into
vllm-project:mainfrom
chaojun-zhang:test_topk_fix
Oct 16, 2026
Merged

jikunshang merged 2 commits into
vllm-project:mainfrom
chaojun-zhang:test_topk_fix

Conversation

@chaojun-zhang

@chaojun-zhang chaojun-zhang commented Oct 16, 2026 •

Copy link
Copy Markdown
Contributor

Overview

Skip the ROCm/CDNA-only test_topk_gating_enabled_by_cdna test in the Intel XPU Model Executor CI job.

Claims

  • Excludes a test that is specific to AMD CDNA3/CDNA4 + AITER MoE from the Intel XPU CI run, where it adds no coverage.

Validation

Verified locally with pytest --collect-only in tests/:

pytest --collect-only -q model_executor -m "not slow_test" \
  --ignore="model_executor/layers/test_rocm_unquantized_gemm.py" \
  --ignore="model_executor/model_loader/tensorizer_loader/test_tensorizer.py" \
  --ignore="model_executor/model_loader/test_reload.py" \
  --deselect="tests/model_executor/test_enabled_custom_ops.py::test_topk_gating_enabled_by_cdna"
# 1100/1109 tests collected (9 deselected), confirming all 5 parametrized
# cases of test_topk_gating_enabled_by_cdna are excluded along with the
# pre-existing 4 slow_test-marker deselections.

Details

test_topk_gating_enabled_by_cdna exercises rocm_aiter_ops.is_topk_gating_enabled() behavior gated on AMD CDNA3/CDNA4 + AITER MoE and is not applicable to Intel XPU. A single --deselect naming the test function (without parameter IDs) correctly excludes all of its parametrized variants, as long as the nodeid path is given relative to the pytest rootdir (tests/...), matching the style already used elsewhere in this file.


Pull Request Checklist
  • I used vLLM's /pr-checklist skill. (Mandatory for agents, optional for humans).

  • AI assistance was used during the creation of this PR.

  • Design Fit: Minimizes impact on core components, reuses existing functionality, and justifies added complexity.

  • Testing and Validation: Validates the change and ensures any added tests are meaningful and reliable, with CI coverage or documented CI resource constraints and validation performed outside CI.

  • Code Quality and Style: Keeps code and comments clear and concise, and updates relevant documentation and examples.

  • Pull Request Contents: Includes a brief summary and relevant links, supports claims with evidence, explains root causes and implementation trade-offs, and follows the contributing guide.

@claude claude Bot left a comment

Copy link
Copy Markdown

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Claude Code Review

This pull request is from a fork — automated review is disabled. A repository maintainer can comment @claude review to run a one-time review.

@mergify mergify Bot added ci/build rocm Related to AMD ROCm intel-gpu Related to Intel GPU labels Oct 16, 2026
@github-project-automation github-project-automation Bot moved this to Todo in AMD Oct 16, 2026
This test patches vllm.platforms.rocm.get_cdna_version and asserts
rocm_aiter_ops.is_topk_gating_enabled() behavior, which is specific to
AMD CDNA3/CDNA4 + AITER MoE and is not applicable on Intel XPU.
Deselect the whole test (all parametrized cases) in the Intel Model
Executor CI job.

Signed-off-by: Chaojun Zhang <chaojun.zhang@intel.com>
@jikunshang

Copy link
Copy Markdown
Member

/ci run

@github-actions

Copy link
Copy Markdown

✅ Triggered Buildkite CI #95315 for commit ebde818bc695.

ℹ️ This PR is 8 commits behind upstream main. Merged upstream main into this branch as ebde818bc695 before starting CI. Pull the branch before pushing more changes.

@jikunshang
jikunshang merged commit 074c83a into vllm-project:main Oct 16, 2026
20 checks passed
@github-project-automation github-project-automation Bot moved this from Todo to Done in AMD Oct 16, 2026
michael-gpu pushed a commit to practical-inference/vllm-ampere-extended that referenced this pull request Oct 20, 2026
…llm-project#61932)

Signed-off-by: Chaojun Zhang <chaojun.zhang@intel.com>
Co-authored-by: vllm-agent <claw@inferact.ai>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

ci/build intel-gpu Related to Intel GPU rocm Related to AMD ROCm

Projects

Status: Done

Development

Successfully merging this pull request may close these issues.

3 participants