[XPU] Enable topk_per_row and indexer_quant_cache kernels for DeepSeekV3.2 and GLM5

[xwu-intel]

Continue the PR #37869

Waiting for fp8_mqa_logits and fp8_paged_mqa_logits xpu kernels... due to #37968

Purpose

This PR optimizes XPU operations in vllm by integrating high-performance kernels from vllm-xpu-kernels. Specifically, it replaces PyTorch fallback implementations for:

• top_k_per_row_prefill
• top_k_per_row_decode
• indexer_k_quant_and_cache
• cp_gather_indexer_k_quant_cache

The old PyTorch fallback paths were removed.

Test Plan

• Locally verify DeepSeek V3.2 and GLM-5 reduced model to confirm kernel availability and correct execution on B60.

Test Result

---

Essential Elements of an Effective PR Description Checklist

• The purpose of the PR, such as "Fix some issue (link existing issues this PR will resolve)".
• The test plan, such as providing test command.
• The test results, such as pasting the results comparison before and after, or e2e results
• (Optional) The necessary documentation update, such as updating supported_models.md and examples for a new model.
• (Optional) Release notes update. If your change is user facing, please update the release notes draft in the Google Doc.

[gemini-code-assist]

Code Review

This pull request optimizes several XPU operations by replacing the Python-based fallback implementations with calls to high-performance C++ kernels from vllm-xpu-kernels. This is a valuable performance improvement. The changes also simplify the calling code by removing platform-specific branches. My review has identified a potential critical issue with a custom operator namespace and a typo in a function parameter name. Please see the detailed comments.

[xwu-intel]

@jikunshang @wuxun-zhang pls review. better to merged when the next vllm-xpu-kernels released

[yma11]

@chaojun-zhang will vLLM IR can help avoid these op dispatches using duplicated code?

[xinyu-intel]

@ProExpertProg suggestions here? Seems this custom op doesn't have native implementation, how to handle it with vLLM IR?

[yma11]

For this case, it's simple there would be a single forward method only and call the registered IR kernel directly regardless platforms. XPU will register its own IR kernel, which should be same one as cuda. Expect no more duplicated code.

[wuxun-zhang]

@xwu-intel This PR is going to enable xpu indexer related kernels for DeepSeek V3.2, I would suggest to change title to reflect this, something like enable topk_per_row and indexer_quant_cache kernels for DeepSeekV3.2.

[mergify]

This pull request has merge conflicts that must be resolved before it can be
merged. Please rebase the PR, @xwu-intel.

https://docs.github.com/en/pull-requests/collaborating-with-pull-requests/working-with-forks/syncing-a-fork

[jikunshang]

I think we can restart this as we bump up vllm-xpu-kernels 0.1.5 release.

[wuxun-zhang]

@xwu-intel Please rebase the PR.

[wuxun-zhang]

cc @xinyu-intel

[xwu-intel]

Waiting for fp8_mqa_logits and fp8_paged_mqa_logits xpu kernels... due to #37968

[mergify]

This pull request has merge conflicts that must be resolved before it can be
merged. Please rebase the PR, @xwu-intel.

https://docs.github.com/en/pull-requests/collaborating-with-pull-requests/working-with-forks/syncing-a-fork