Skip to content

cpu: riscv: matmul: add RVV row/col kernels with bias, ReLU post-op#3784

Merged
vpirogov merged 4 commits intouxlfoundation:mainfrom
krishnasai-mcw:main
Sep 3, 2025
Merged

cpu: riscv: matmul: add RVV row/col kernels with bias, ReLU post-op#3784
vpirogov merged 4 commits intouxlfoundation:mainfrom
krishnasai-mcw:main