-
Notifications
You must be signed in to change notification settings - Fork 234
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
✨ [cpu] add support for RISC-V scalar cryptography ISA extensions #1033
Merged
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
stnolting
added
enhancement
New feature or request
help wanted
Extra attention is needed
HW
Hardware-related
labels
Sep 24, 2024
stnolting
changed the title
✨ [cpu] add support for RISC-V scalar crypto ISa extensions
✨ [cpu] add support for RISC-V scalar crypto ISA extensions
Sep 24, 2024
stnolting
changed the title
✨ [cpu] add support for RISC-V scalar crypto ISA extensions
✨ [cpu] add support for RISC-V scalar cryptography ISA extensions
Sep 25, 2024
8 tasks
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
This PR adds a new CPU co-processor that implements parts of the RISC-V scalar cryptography ISA extension. The following sub-extensions are supported yet:
Zbkx
- Crossbar Permutationsxperm8
xperm4
Zknh
- NIST Suite: Hash Functionssha256sig0
sha256sig1
sha256sum0
sha256sum1
sha512sig0h
sha512sig0l
sha512sig1h
sha512sig1l
sha512sum0r
sha512sum1r
Zknd
&Zkne
- NIST Suite: AES Decryption and Encryptionaes32dsi
aes32dsmi
aes32esi
aes32esmi
Further RISC-V cryptographic ISA extension might be added in the future (-> #1034).