Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Minor rtl/CSR optimizations #1010

Merged
merged 5 commits into from
Sep 8, 2024
Merged

Minor rtl/CSR optimizations #1010

merged 5 commits into from
Sep 8, 2024

Conversation

stnolting
Copy link
Owner

@stnolting stnolting commented Sep 8, 2024

  • reset mtvec, mepc and dpc CSRs to all-zero
  • reset dcsr.priv CSR bit to zero
  • replace all '-' (don't care) by '0' (Yosys seems to have problems with this sometimes)
  • simplify mtvec logic for vectored interrupt mode

also reset dcsr.priv to zero
yosys seems to have issues with this sometimes
@stnolting stnolting added HW Hardware-related optimization Make things faster, smaller and more efficient labels Sep 8, 2024
@stnolting stnolting self-assigned this Sep 8, 2024
@stnolting stnolting marked this pull request as ready for review September 8, 2024 12:13
@stnolting stnolting merged commit a5ae09c into main Sep 8, 2024
10 checks passed
@stnolting stnolting deleted the dev080924 branch September 8, 2024 12:52
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
HW Hardware-related optimization Make things faster, smaller and more efficient
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant