Skip to content
PR

improve RISC-V multi core boot #561

Sign in to view logs

improve RISC-V multi core boot

improve RISC-V multi core boot #561

Triggered via pull request January 15, 2024 13:14
@axel-haxel-h
synchronize #132
axel-h:patch-axel-7
Status Success
Total duration 20s
Artifacts –

pr.yml

on: pull_request
Gitlint
12s
Gitlint
Trailing Whitespace
9s
Trailing Whitespace
Portable Shell
6s
Portable Shell
Fit to window
Zoom out
Zoom in