Skip to content
seL4Test HW

improve RISC-V multi core boot #199

Sign in to view logs

improve RISC-V multi core boot

improve RISC-V multi core boot #199

Triggered via pull request January 15, 2024 13:14
@axel-haxel-h
synchronize #132
Status Skipped
Total duration 4s
Artifacts –

sel4test-hw.yml

on: pull_request_target
Matrix: HW Build
Matrix
0s
Matrix
Matrix: HW Run
Fit to window
Zoom out
Zoom in