Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Support 1st group of RISC-V Bitmanip backend target features #100528

Merged
merged 1 commit into from
Aug 15, 2022
Merged

Support 1st group of RISC-V Bitmanip backend target features #100528

merged 1 commit into from
Aug 15, 2022

Commits on Aug 14, 2022

  1. feat: Target features for 1st group of RISC-V Bitmanip extensions 

    These use the same names as LLVM and is_riscv_feature_detected!:
- zba (address generation instructions)
- zbb (basic bit manipulation)
- zbc (carry-less multiplication)
- zbs (single-bit manipulation)
    @tux3
    tux3 committed Aug 14, 2022
    Configuration menu
    Copy the full SHA
    be8fd0e View commit details
    Browse the repository at this point in the history