Skip to content

Actions: rivosinc/riscv

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
18 workflow runs
18 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

menvcfg: add LPE, SSE, DTE and ADUE bits Compile check #30: Pull request #23 opened by clementleger
February 24, 2025 13:35 1m 16s dev/cleger/menvcfg
dev/cleger/menvcfg
February 24, 2025 13:35 1m 16s
menvcfg: add LPE, SSE, DTE and ADUE bits Code formatting check #58: Pull request #23 opened by clementleger
February 24, 2025 13:35 26s dev/cleger/menvcfg
dev/cleger/menvcfg
February 24, 2025 13:35 26s
menvcfg: add LPE, SSE, DTE and ADUE bits Doc build check #30: Pull request #23 opened by clementleger
February 24, 2025 13:35 26s dev/cleger/menvcfg
dev/cleger/menvcfg
February 24, 2025 13:35 26s
Align to latest RVI Priv spec Version 20240411 Code formatting check #57: Pull request #22 opened by dhaval-rivos
December 9, 2024 07:07 25s dev/dhaval/align-rvi-apr24-spec
dev/dhaval/align-rvi-apr24-spec
December 9, 2024 07:07 25s
Align to latest RVI Priv spec Version 20240411 Compile check #29: Pull request #22 opened by dhaval-rivos
December 9, 2024 07:07 1m 10s dev/dhaval/align-rvi-apr24-spec
dev/dhaval/align-rvi-apr24-spec
December 9, 2024 07:07 1m 10s
Align to latest RVI Priv spec Version 20240411 Doc build check #29: Pull request #22 opened by dhaval-rivos
December 9, 2024 07:07 27s dev/dhaval/align-rvi-apr24-spec
dev/dhaval/align-rvi-apr24-spec
December 9, 2024 07:07 27s
registers: add mseccfg Compile check #28: Pull request #21 opened by mvaquez
December 4, 2024 17:20 1m 12s dev/mathieu/mseccfg
dev/mathieu/mseccfg
December 4, 2024 17:20 1m 12s
registers: add mseccfg Code formatting check #56: Pull request #21 opened by mvaquez
December 4, 2024 17:20 23s dev/mathieu/mseccfg
dev/mathieu/mseccfg
December 4, 2024 17:20 23s
registers: add mseccfg Doc build check #28: Pull request #21 opened by mvaquez
December 4, 2024 17:20 32s dev/mathieu/mseccfg
dev/mathieu/mseccfg
December 4, 2024 17:20 32s
CSR: hstatus: add register module Compile check #27: Pull request #20 synchronize by clementleger
March 20, 2024 08:25 1m 10s dev/cleger/hstatus
dev/cleger/hstatus
March 20, 2024 08:25 1m 10s
CSR: hstatus: add register module Code formatting check #55: Pull request #20 synchronize by clementleger
March 20, 2024 08:25 30s dev/cleger/hstatus
dev/cleger/hstatus
March 20, 2024 08:25 30s
CSR: hstatus: add register module Doc build check #27: Pull request #20 synchronize by clementleger
March 20, 2024 08:25 22s dev/cleger/hstatus
dev/cleger/hstatus
March 20, 2024 08:25 22s
CSR: hstatus: add register module Compile check #26: Pull request #20 synchronize by clementleger
March 14, 2024 14:13 1m 17s dev/cleger/hstatus
dev/cleger/hstatus
March 14, 2024 14:13 1m 17s
CSR: hstatus: add register module Code formatting check #54: Pull request #20 synchronize by clementleger
March 14, 2024 14:13 23s dev/cleger/hstatus
dev/cleger/hstatus
March 14, 2024 14:13 23s
CSR: hstatus: add register module Doc build check #26: Pull request #20 synchronize by clementleger
March 14, 2024 14:13 25s dev/cleger/hstatus
dev/cleger/hstatus
March 14, 2024 14:13 25s
CSR: hstatus: add register module Doc build check #25: Pull request #20 opened by clementleger
March 14, 2024 13:08 23s dev/cleger/hstatus
dev/cleger/hstatus
March 14, 2024 13:08 23s
CSR: hstatus: add register module Compile check #25: Pull request #20 opened by clementleger
March 14, 2024 13:08 1m 24s dev/cleger/hstatus
dev/cleger/hstatus
March 14, 2024 13:08 1m 24s
CSR: hstatus: add register module Code formatting check #53: Pull request #20 opened by clementleger
March 14, 2024 13:08 50s dev/cleger/hstatus
dev/cleger/hstatus
March 14, 2024 13:08 50s