Update README.md

rftafas · Jun 23, 2022 · c61e547 · c61e547
1 parent 6b297ae
commit c61e547
Showing 1 changed file with 12 additions and 0 deletions.
diff --git a/README.md b/README.md
@@ -1,6 +1,18 @@
 
 # hdltools
 
+## Installation
+
+- Download the repository
+- Go to repository directory (we assume it will be placed at '''./hdltools''')
+- Inttall with PIP
+  - pip install hdltools
+  - add '--upgrade' to replace a previous installation.
+
+# VHDL Generator
+
+# Register Bank Generator
+
 ## Aim
 The purpose of the code in this repository is to auto-generate a bank of registers using VHDL with an interface AXI Lite to be used in programmable logic design.