Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

(RFC) CPUFreq related changes in the device-tree #1

Closed
wants to merge 3 commits into from
Closed
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
50 changes: 49 additions & 1 deletion arch/arm64/boot/dts/renesas/r8a7795-salvator-x-dom0.dts
Original file line number Diff line number Diff line change
Expand Up @@ -46,7 +46,7 @@
};

chosen {
bootargs = "dom0_mem=752M console=dtuart dtuart=serial0 dom0_max_vcpus=8 bootscrub=0 flask_enforcing=1 loglvl=all";
bootargs = "dom0_mem=752M console=dtuart dtuart=serial0 dom0_max_vcpus=8 bootscrub=0 flask_enforcing=1 loglvl=all cpufreq=xen:ondemand";
xen,dom0-bootargs = "console=hvc0 root=/dev/nfs nfsroot=192.168.1.1:/tftpboot/dom0-rootfs ip=192.168.1.21 rw rootwait rootfstype=ext4 ignore_loglevel cma=128M";
modules {
#address-cells = <2>;
Expand All @@ -71,6 +71,54 @@
<0x7 0x00000000 0x0 0x40000000>;
};

mailbox: mailbox@0 {
compatible = "arm,smc-mbox";
#mbox-cells = <1>;
arm,func-ids = <0x82000001>, <0x82000002>;
method = "smc";
};

sram: sram@47FFF000 {
compatible = "mmio-sram";
/*compatible = "renesas,rcar-sram-ns", "mmio-sram";*/
reg = <0x0 0x47FFF000 0x0 0x1000>;

#address-cells = <1>;
#size-cells = <1>;
ranges = <0 0x0 0x47FFF000 0x1000>;

scp_shmem: scp_shmem@0 {
compatible = "mmio-sram";
/*compatible = "renesas,rcar-scp-shmem";*/
reg = <0x0 0x200>;
};
};

scpi {
compatible = "arm,scpi";
mboxes = <&mailbox 0>;
shmem = <&scp_shmem>;

clocks {
compatible = "arm,scpi-clocks";

scpi_dvfs: scpi_dvfs@0 {
compatible = "arm,scpi-dvfs-clocks";
#clock-cells = <1>;
clock-indices = <0>, <1>;
clock-output-names = "cpu_a57_clk", "cpu_a53_clk";
};

scpi_clk: scpi_clk@0 {
compatible = "arm,scpi-variable-clocks";
#clock-cells = <1>;
clock-indices = <2>;
clock-output-names = "gpu_clk";
};
};
};


avb-mch {
compatible = "renesas,avb-mch-gen3";
reg = <0 0xec5a0100 0 0x100>; /* ADG_AVB */
Expand Down