Repository navigation
GTEST/UCP/RMA: Add dram/vram direction variants for SGL tests - #11941
Conversation
0427a66 to
a9bc95b
Compare
|
🤖 Starting review — findings will be posted here when done. |
|
Residual coverage note: the new host↔cuda combinations only run where CUDA is present and the instantiation includes a GPU-capable TL ( |
|
🤖 Starting review — findings will be posted here when done. |
|
🤖 CI Triage Agent — TL;DR: The "roce on worker 0" job failed because Full analysisSummary: Root cause: Implicated commit: Not the PR commit ([REDACTED:Hex High Entropy String]). Pre-existing mechanism from 676b579 "UCM/BISTRO: Add locking step while patching library functions" (Thomas Vegas), partially mitigated by c77bb48 "UCM/BISTRO: Increase grace time to reduce patch race" (shasson5). File: src/ucm/bistro/bistro.c:70-103 ( Suggested fix:
Related: PR #11941 (branch under test, gtest-only: "GTEST/UCP/RMA: Add dram/vram direction variants for SGL tests"); prior mitigation PR #11112 (UCM/BISTRO: Increase grace time to reduce patch race)
|
|
🤖 Starting review — findings will be posted here when done. |
|
Residual coverage note: the new mixed memtype combinations only materialize on CUDA-capable nodes, so the host→cuda / cuda→host SGL put/get paths are exercised only by GPU CI jobs. |
|
🤖 CI Triage Agent — TL;DR: The ASAN/RoCE gtest aborted in Full analysisSummary: Root cause: Implicated commit: unknown (not PR-related); most recent related change is File: test/gtest/uct/test_p2p_am.cc:627-666 (test), src/uct/ib/ud/base/ud_ep.c:289-296 (fatal) Suggested fix:
Related: PR #11941 (the PR under test, unrelated to the failing test); prior UD-timeout test-hardening work in #11920 and #11948. |
|
🤖 Starting review — findings will be posted here when done. |
|
🤖 Starting review — findings will be posted here when done. |
|
🤖 Starting review — findings will be posted here when done. |
|
🤖 Review complete — no issues found. |
What?
Run every UCP RMA SGL test in four memory type variants:
dram_to_dram,dram_to_vram,vram_to_dram,vram_to_vram.Why?
SGL put was only covered with the same memory type on both sides, leaving cross memory type transfers such as VRAM to DRAM untested.
How?
The local/remote memory type pair is encoded in the test variant value, and the existing CUDA skip is left as is, now applying to
vram_to_vram.