This project was started in 2019 and completed in 2020. The software implementation is complete while the hardware implementation is verified up until the synthesis stage in Xilinx Vivado.
References include the official website of the FLAC codec specification and all of the Verilog and MATLAB code is written from scratch.