Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Correct linker scripts to aling deployment #260

Merged
merged 1 commit into from
Mar 29, 2017
Merged

Correct linker scripts to aling deployment #260

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
4 changes: 2 additions & 2 deletions docs/ChibiOS HAL/gcc-linker-script.md
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -40,14 +40,14 @@ To illustrate this we are going to look into the linker script for the ST_NUCLEO
The `flash` region configuration depends on two factors: the space reserved for nanoBooter image and the space reserved for application deployment.
In the example it can be seen that nanoCLR image will start at address 0x08004000 and has a maximum size of 256k - 16k - 100k. That's the size reserved for nanoBooter and the size reserved for the application deployment.

On this particular example (because this SoC requires that the vector table is copied to RAM) the `ram0` region needs to be tweaked so it starts after the space reserved for the vector table. The end result is `ram0` starts at 0x200000C0 with a length of 32k - 0xC0.
On this particular example (because this SoC requires that the vector table is copied to RAM) the `ram0` region needs to be tweaked so it starts after the space reserved for the vector table. The end result is `ram0` starting at 0x200000C0 with a length of 32k - 0xC0.


### Tips

- When designing the address map make sure that the address region boundaries **match the FLASH memory blocks**. This is very important in order to be able to perform image updates. This is valid for nanoBooter, nanoCLR and application deployment.

- The link script accepts several number format. Use the one that is convenient for what you are specifying.
Follow some examples. For an absolute address (such as the start of a FLASH block) use the hexadecimal notation like in 0x08000000. When specifying the size of a region use the _K_ and _M_ suffixes, like 16K for a block with 16k Bytes (4096 bytes), or 1M. This makes it much easier to copy/paste from the device data sheet.
Follow some examples. For an absolute address (such as the start of a FLASH block) use the hexadecimal notation like in 0x08000000. When specifying the size of a region use the _k_ and _M_ suffixes, like 16k for a block with 16k Bytes (4096 bytes), or 1M. This makes it much easier to copy/paste from the device data sheet.

- It's OK to use mathematical expressions. For example, when setting the available space for the nanoCLR image don't bother with doing the math, just put there 1M - 16k.
4 changes: 2 additions & 2 deletions targets/CMSIS-OS/ChibiOS/MBN_QUAIL/nanoCLR/mbn_quail_CLR.ld
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -12,8 +12,8 @@
*/
MEMORY
{
flash : org = 0x08008000, len = 2M - 32k - 800k /* flash size less the space reserved for nanoBooter and application deployment*/
deployment : org = 0x08140000, len = 800k /* space reserved for application deployment */
flash : org = 0x08008000, len = 2M - 32k - 768k /* flash size less the space reserved for nanoBooter and application deployment*/
deployment : org = 0x08140000, len = 768k /* space reserved for application deployment */
ramvt : org = 0x00000000, len = 0 /* initial RAM address is reserved for a copy of the vector table */
ram0 : org = 0x20000000, len = 192k /* SRAM1 + SRAM2 + SRAM3 */
ram1 : org = 0x20000000, len = 112k /* SRAM1 */
Expand Down
4 changes: 2 additions & 2 deletions targets/CMSIS-OS/ChibiOS/ST_NUCLEO144_F746ZG/nanoCLR/STM32F746xG_CLR.ld
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -17,9 +17,9 @@
*/
MEMORY
{
flash : org = 0x08008000, len = 1M - 32k - 800k /* flash size less the space reserved for nanoBooter and application deployment*/
flash : org = 0x08008000, len = 1M - 32k - 768k /* flash size less the space reserved for nanoBooter and application deployment*/
flash_itcm : org = 0x00200000, len = 1M
deployment : org = 0x08040000, len = 800k /* space reserved for application deployment */
deployment : org = 0x08040000, len = 768k /* space reserved for application deployment */
ramvt : org = 0x00000000, len = 0 /* initial RAM address is reserved for a copy of the vector table */
ram0 : org = 0x20010000, len = 256k /* SRAM1 + SRAM2 */
ram1 : org = 0x20010000, len = 240k /* SRAM1 */
Expand Down
4 changes: 2 additions & 2 deletions targets/CMSIS-OS/ChibiOS/ST_STM32F429I_DISCOVERY/nanoCLR/STM32F429xI_CLR.ld
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -12,8 +12,8 @@
*/
MEMORY
{
flash : org = 0x08008000, len = 2M - 32k - 800k /* flash size less the space reserved for nanoBooter and application deployment*/
deployment : org = 0x08140000, len = 800k /* space reserved for application deployment */
flash : org = 0x08008000, len = 2M - 32k - 768k /* flash size less the space reserved for nanoBooter and application deployment*/
deployment : org = 0x08140000, len = 768k /* space reserved for application deployment */
ramvt : org = 0x00000000, len = 0 /* initial RAM address is reserved for a copy of the vector table */
ram0 : org = 0x20000000, len = 192k /* SRAM1 + SRAM2 + SRAM3 */
ram1 : org = 0x20000000, len = 112k /* SRAM1 */
Expand Down
6 changes: 3 additions & 3 deletions targets/CMSIS-OS/ChibiOS/ST_STM32F4_DISCOVERY/nanoCLR/STM32F407xG_CLR.ld
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -12,9 +12,9 @@
*/
MEMORY
{
flash : org = 0x08008000, len = 1M - 32k - 800k /* flash size less the space reserved for nanoBooter and application deployment*/
deployment : org = 0x08040000, len = 800k /* space reserved for application deployment */
ramvt : org = 0x20000000, len = 0xC0 /* initial RAM address is reserved for a copy of the vector table */
flash : org = 0x08008000, len = 1M - 32k - 768k /* flash size less the space reserved for nanoBooter and application deployment*/
deployment : org = 0x08040000, len = 768k /* space reserved for application deployment */
ramvt : org = 0x20000000, len = 0 /* initial RAM address is reserved for a copy of the vector table */
ram0 : org = 0x20000000, len = 128k /* SRAM1 + SRAM2 */
ram1 : org = 0x20000000, len = 112k /* SRAM1 */
ram2 : org = 0x2001C000, len = 16k /* SRAM2 */
Expand Down