I am Muneeb from Bangalore, India. I love coding and creating aesthetic verification architectures. I am dedicated, hardworking and a great team-player.
-
Mirafra technologies Pvt Ltd
- Bangalore, India
Pinned Loading
-
PeakRDL-uvm
PeakRDL-uvm PublicForked from SystemRDL/PeakRDL-uvm
Generate UVM register model from compiled SystemRDL input
Python 4
-
-
-
-
-
SystemVerilogCourse
SystemVerilogCourse PublicForked from mbits-mirafra/SystemVerilogCourse
This is a detailed SystemVerilog course
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.