Skip to content

[RISCV] Allow non-power-of-2 vectors for VLS code generation #97010

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
kito-cheng wants to merge 2 commits into
base: main
Choose a base branch
from

[RISCV] Allow non-power-of-2 vectors for VLS code generation

cdd3b10
Select commit
Loading
Failed to load commit list.
Open

[RISCV] Allow non-power-of-2 vectors for VLS code generation #97010

[RISCV] Allow non-power-of-2 vectors for VLS code generation
cdd3b10
Select commit
Loading
Failed to load commit list.

Workflow runs completed with no jobs