Skip to content

[CodeGen][ARM64EC] Copy first four arguments to FP registers in vararg exit thunks #209581

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
cjacek merged 1 commit into from
Jul 16, 2026
+33 −0
Merged

[CodeGen][ARM64EC] Copy first four arguments to FP registers in vararg exit thunks #209581

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
21 changes: 21 additions & 0 deletions llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -10556,6 +10556,27 @@ AArch64TargetLowering::LowerCall(CallLoweringInfo &CLI,
const TargetOptions &Options = DAG.getTarget().Options;
if (Options.EmitCallSiteInfo)
CSInfo.ArgRegPairs.emplace_back(VA.getLocReg(), i);
if (IsArm64ECVarArgExitThunk) {
Register FPReg;
switch (VA.getLocReg()) {
case AArch64::X0:
FPReg = AArch64::D0;
break;
case AArch64::X1:
FPReg = AArch64::D1;
break;
case AArch64::X2:
FPReg = AArch64::D2;
break;
case AArch64::X3:
FPReg = AArch64::D3;
break;
}
if (FPReg) {
RegsToPass.emplace_back(FPReg, Arg);
RegsUsed.insert(FPReg);
}
}
}
} else {
assert(VA.isMemLoc());
Expand Down
12 changes: 12 additions & 0 deletions llvm/test/CodeGen/AArch64/arm64ec-exit-thunks.ll
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -313,7 +313,11 @@ declare void @has_varargs(...) nounwind;
; CHECK-NEXT: mov x2, x5
; CHECK-NEXT: bl "#memcpy"
; CHECK-NEXT: sub sp, sp, #32
; CHECK-NEXT: fmov d0, x22
; CHECK-NEXT: fmov d1, x21
; CHECK-NEXT: mov x9, x26
; CHECK-NEXT: fmov d2, x20
; CHECK-NEXT: fmov d3, x19
; CHECK-NEXT: mov x0, x22
; CHECK-NEXT: mov x1, x21
; CHECK-NEXT: mov x2, x20
Expand Down Expand Up @@ -391,7 +395,11 @@ declare [2 x i8] @has_varargs_small_struct(...) nounwind;
; CHECK-NEXT: mov x2, x5
; CHECK-NEXT: bl "#memcpy"
; CHECK-NEXT: sub sp, sp, #32
; CHECK-NEXT: fmov d0, x22
; CHECK-NEXT: fmov d1, x21
; CHECK-NEXT: mov x9, x26
; CHECK-NEXT: fmov d2, x20
; CHECK-NEXT: fmov d3, x19
; CHECK-NEXT: mov x0, x22
; CHECK-NEXT: mov x1, x21
; CHECK-NEXT: mov x2, x20
Expand Down Expand Up @@ -566,7 +574,11 @@ declare void @has_varargs_sret(ptr sret([100 x i8]), ...) nounwind;
; CHECK-NEXT: mov x2, x4
; CHECK-NEXT: bl "#memcpy"
; CHECK-NEXT: sub sp, sp, #32
; CHECK-NEXT: fmov d0, x22
; CHECK-NEXT: fmov d1, x21
; CHECK-NEXT: mov x9, x26
; CHECK-NEXT: fmov d2, x20
; CHECK-NEXT: fmov d3, x19
; CHECK-NEXT: mov x0, x22
; CHECK-NEXT: mov x1, x21
; CHECK-NEXT: mov x2, x20
Expand Down
Loading