Skip to content
Merged
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
6 changes: 4 additions & 2 deletions llvm/unittests/Target/RISCV/RISCVSelectionDAGTest.cpp
Original file line number Diff line number Diff line change
Expand Up @@ -102,10 +102,12 @@ TEST_F(RISCVSelectionDAGTest, computeKnownBits_SRLW) {
// The DAG created below is derived from this
SDLoc Loc;
auto Int64VT = EVT::getIntegerVT(Context, 64);
auto Px = DAG->getRegister(0, Int64VT);
auto Px = DAG->getCopyFromReg(DAG->getEntryNode(), Loc,

@topperc topperc Feb 24, 2026

Copy link
Copy Markdown
Contributor Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

The comment mentioned in the title is line 94 and line 96 above.

Register::index2VirtReg(0), Int64VT);
auto Py = DAG->getConstant(2147483647, Loc, Int64VT);
auto N1 = DAG->getNode(ISD::AND, Loc, Int64VT, Px, Py);
auto Qx = DAG->getRegister(0, Int64VT);
auto Qx = DAG->getCopyFromReg(DAG->getEntryNode(), Loc,
Register::index2VirtReg(1), Int64VT);
auto N2 = DAG->getNode(RISCVISD::SRLW, Loc, Int64VT, N1, Qx);
auto Py2 = DAG->getConstant(4294967295, Loc, Int64VT);
auto N3 = DAG->getNode(ISD::AND, Loc, Int64VT, N2, Py2);
Expand Down