Skip to content

[AArch64] Do not split bfloat HFA args between regs and stack #128909

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 2 commits into from
Feb 27, 2025
Merged

[AArch64] Do not split bfloat HFA args between regs and stack #128909

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
b606bea
[AArch64] Do not split bfloat HFA args between regs and stack
ostannard Feb 26, 2025
a696081
Merge remote-tracking branch 'origin/main' into bf16-hfa
ostannard Feb 27, 2025
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion llvm/lib/Target/AArch64/AArch64CallingConvention.cpp
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -142,7 +142,7 @@ static bool CC_AArch64_Custom_Block(unsigned &ValNo, MVT &ValVT, MVT &LocVT,
ArrayRef<MCPhysReg> RegList;
if (LocVT.SimpleTy == MVT::i64 || (IsDarwinILP32 && LocVT.SimpleTy == MVT::i32))
RegList = XRegList;
else if (LocVT.SimpleTy == MVT::f16)
else if (LocVT.SimpleTy == MVT::f16 || LocVT.SimpleTy == MVT::bf16)
RegList = HRegList;
else if (LocVT.SimpleTy == MVT::f32 || LocVT.is32BitVector())
RegList = SRegList;
Expand Down
7 changes: 7 additions & 0 deletions llvm/test/CodeGen/AArch64/argument-blocks.ll
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -195,3 +195,10 @@ define half @test_f16_blocked([7 x double], [2 x half] %in) {
%val = extractvalue [2 x half] %in, 0
ret half %val
}

define bfloat @test_bf16_blocked([7 x double], [2 x bfloat] %in) {
; CHECK-LABEL: test_bf16_blocked:
; CHECK: ldr h0, [sp]
%val = extractvalue [2 x bfloat] %in, 0
ret bfloat %val
}
Loading