Skip to content
View ivanvig's full-sized avatar
🧉
Mateanding
🧉
Mateanding
  • Argentina

Block or report ivanvig

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. 2dconv-FPGA Public archive

    A 2D convolution hardware implementation written in Verilog

    Verilog 44 15

  2. cordicio Public

    Chisel implementation of a CORDIC design

    Scala 1

  3. MIPS Public

    32-bit MIPS Implementation in Verilog

    Verilog 3

  4. FCN-car-segmentation Public

    A Fully Convolutional Network for car sergmentation

    Python

132 contributions in the last year

Contribution Graph
Day of Week April May June July August September October November December January February March April
Sunday
Monday
Tuesday
Wednesday
Thursday
Friday
Saturday
Less
No contributions.
Low contributions.
Medium-low contributions.
Medium-high contributions.
High contributions.
More

Activity overview

Contributed to ivanvig/cordicio, olofk/fusesoc, olofk/edalize and 2 other repositories
Loading A graph representing ivanvig's contributions from April 14, 2024 to April 15, 2025. The contributions are 79% commits, 19% issues, 2% pull requests, 0% code review.

Contribution activity

April 2025

11 contributions in private repositories Apr 11 – Apr 12
Loading