Skip to content
View hajarasgari's full-sized avatar

Block or report hajarasgari

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. snn-with-reinforcement-learning snn-with-reinforcement-learning Public

    FPGA implementation of spiking neural networks with on-chip on-line reinforcemnet learning capability

    Verilog

  2. digital-stdp-synapses digital-stdp-synapses Public

    Digital multiplier-less implementation of high precision SDSP and synaptic strength-based STDP

    Verilog

  3. cnn-implementation-in-system-verilog cnn-implementation-in-system-verilog Public

    Implementation of Convolutional Neural Networks (CNNs) on FPGA

    Jupyter Notebook

  4. spi-without-chip-select spi-without-chip-select Public

    SPI slave without chip selcet pin

    VHDL

  5. voltage-digitally-controlled-oscillator voltage-digitally-controlled-oscillator Public

    VHDL

  6. aer-cpg-testing aer-cpg-testing Public

    Developing an AER handshaking protocol for testing CPG (an specific neuromorphic chip)

    VHDL