Skip to content

docs: remove TPU / Cerebras / Metalium backends (removed from the compiler) - #148

Merged
gstoner merged 1 commit into
mainfrom
chore/remove-tpu-cerebras-metalium
Jun 27, 2026
Merged

gstoner merged 1 commit into
mainfrom
chore/remove-tpu-cerebras-metalium

Conversation

@gstoner

@gstoner gstoner commented Jun 27, 2026

Copy link
Copy Markdown
Owner

The TPU, Cerebras (WSE-3), and Tenstorrent Metalium backends have been removed from the compiler — Tessera_{TPU,Cerebras,Metalium}_Backend, compiler/tpu_target.py, the tessera-lower-to-metalium pipeline, and docs/metalium_kernel_inventory.md no longer exist, and the Python compiler (backend_manifest/primitive_coverage) emits no target entries for them (the generated dashboards already carry none). The remaining references in CLAUDE.md and the docs were stale artifacts. This scrubs them.

Scrubbed

  • CLAUDE.md — target-hardware list, IR-stack Target IR row, Phase 7/8 rows, source-location tables (tpu_target.py, the three backend dirs), Decisions Apple GPU Tier-2/3: reductions, native GQA, fused batched attention #19/Update apple_gpu_runtime.mm #20 (tessera_metalium example, "metalium" string), the TPU/MXU constraint bullet, the lowering-pipeline + kernel-inventory tables.
  • docs/audit/MASTER_AUDIT.md, APPLE_AUDIT.md — cross-backend gate prose (NVIDIA/ROCm/MetaliumNVIDIA/ROCm).
  • tessera-api-reference.md, API_Reference_Index.md — drop the "metalium" @jit string target.
  • programming-guide Ch6 — drop the Tenstorrent bfp*/blockfp* gated-dtype prose (doc-only; not in dtype.py).

Live targets now

NVIDIA / AMD ROCm / x86 (AMX/AVX512) / Apple (CPU/GPU), plus the NV RubinCPX dialect.

Deliberately kept

Verification

  • Generated-doc drift gate: 17 docs in sync (code-owned dashboards unaffected — code emits none of these targets).
  • Audit-doc + doc-drift tests: 83 passed.

🤖 Generated with Claude Code

…piler)

The TPU, Cerebras (WSE-3), and Tenstorrent Metalium backends have been removed
from the compiler — the Tessera_{TPU,Cerebras,Metalium}_Backend dirs,
compiler/tpu_target.py, the tessera-lower-to-metalium pipeline, and
docs/metalium_kernel_inventory.md no longer exist, and the Python compiler emits
no target entries for them (generated dashboards already carry none). The
remaining doc/CLAUDE.md references were stale artifacts.

Scrubbed from CLAUDE.md (target-hardware list, IR-stack Target IR row, Phase 7/8
rows, source-location tables, Decisions #19/#20, the TPU/MXU constraint, the
lowering-pipeline + kernel-inventory tables) and from MASTER_AUDIT / APPLE_AUDIT
(cross-backend gate prose), tessera-api-reference + API_Reference_Index (drop the
"metalium" @jit string target), and programming-guide Ch6 (drop the Tenstorrent
bfp*/blockfp* gated-dtype prose; not in dtype.py).

Live targets are now NVIDIA / AMD ROCm / x86 (AMX/AVX512) / Apple (CPU/GPU), plus
the NV RubinCPX dialect. Kept: stablehlo_export (a real format-export feature,
not a TPU backend) and AMD mxfp* gated dtypes. Generated-doc drift gate + audit
tests green.

Co-Authored-By: Claude Opus 4.8 <noreply@anthropic.com>
@gstoner
gstoner merged commit 1e0773f into main Jun 27, 2026
14 checks passed
@gstoner
gstoner deleted the chore/remove-tpu-cerebras-metalium branch June 27, 2026 02:21
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant