Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add PLL to control clocks #607

Draft
wants to merge 5 commits into
base: main
Choose a base branch
from

Conversation

robertszczepanski
Copy link
Contributor

@robertszczepanski robertszczepanski commented Jun 27, 2022

This introduces PLL into HPS design with an additional option to enable/disable output clocks. It makes power consumption much higher. Initial tests with multimeter result in 70mW when CFU is disabled. It's ~30mW higher than version with DCC only presented in #597.

CI will fail because nextpnr-nexus requires a small fix to work. There is not needed tile generated into output .fasm. If you want to test it locally, build it as usual, prjoxide will fail to generate a bitstream with an error:
thread 'main' panicked at 'No enum named PLL_LLC.MODE in tilegroup R28C1_PLL_LLC.
Then go to generated .fasm and just search for PLL_LLC.MODE and remove a line that contains it. Run again prjoxide and it should generate a bitstream just fine:

cd soc/build/hps.hps_accel/gateware
prjoxide pack hps_proto2_platform.fasm hps_proto2_platform.bit

@robertszczepanski robertszczepanski force-pushed the 33342-dynamic-clock-control-pll branch from f095fd1 to dc81db2 Compare June 27, 2022 11:11
@robertszczepanski robertszczepanski force-pushed the 33342-dynamic-clock-control-pll branch from dc81db2 to 626b4bb Compare June 27, 2022 11:20
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant