Skip to content
/ SaxonSoc Public
forked from SpinalHDL/SaxonSoc

SoC based on VexRiscv and ICE40 UP5K

Notifications You must be signed in to change notification settings

dnltz/SaxonSoc

 
 

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

18 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

openocd => https://github.com/SpinalHDL/openocd_riscv.git

openocd for simulation src/openocd -f tcl/interface/jtag_tcp.cfg -c 'set SAXON_CPU0_YAML ../SaxonSoc/cpu0.yaml' -f tcl/target/saxon_xip.cfg

Zephyr build => git clone https://github.com/SpinalHDL/zephyr.git -b vexriscv

cd zephyr unset ZEPHYR_GCC_VARIANT unset ZEPHYR_SDK_INSTALL_DIR export CROSS_COMPILE="/opt/riscv/bin/riscv64-unknown-elf-" export ZEPHYR_TOOLCHAIN_VARIANT="cross-compile" export ZEPHYR_GCC_VARIANT="cross-compile" source zephyr-env.sh

cd samples/philosophers mkdir build cd build

cmake -DBOARD=vexriscv_saxon_up5k_evn .. make -j${nproc}

About

SoC based on VexRiscv and ICE40 UP5K

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages

  • C 34.3%
  • Verilog 31.0%
  • Scala 26.9%
  • Makefile 5.7%
  • Assembly 2.0%
  • Python 0.1%