(kernel-rolling) spi: qspi: Add Phytium spi/qspi controller support

[MingcongBai]

Picked and rebased from #136.

From original pull request:

These patches have added support for Phytium spi/qspi controllers and their related functions.

Builds tested

• amd64
• arm64
• loong64

[deepin-ci-robot]

[APPROVALNOTIFIER] This PR is NOT APPROVED

This pull-request has been approved by:
Once this PR has been reviewed and has the lgtm label, please assign utsweetyfish for approval. For more information see the Code Review Process.

The full list of commands accepted by this bot can be found here.

Needs approval from an approver in each of these files:

• https:/raw.githubusercontent.com/deepin-community/template-repository/master/debian/deepin/OWNERS

Approvers can indicate their approval by writing /approve in a comment
Approvers can cancel approval by writing /approve cancel in a comment

[deepin-ci-robot]

deepin pr auto review

Make sure to include the new headers:

#include <linux/acpi.h>
#include <linux/hw.h>
#include <linux/module.h>
#include <linux/of.h>
#include <linux/acpi/acpi.h>
#include <linux/acpi/of.h>
#include <linux/hwcap.h>

Here's the updated phytium_spi_add_host function:

int phytium_spi_add_host(struct device *dev, struct phytium_spi *fts) {
    struct spi_master *master;
    int ret;

    WARN_ON(fts == NULL);

    master = spi_alloc_master(dev, 0);
    if (!master)
        return -ENOMEM;

    fts->master = master;
    fts->dma_addr = (dma_addr_t)(fts->paddr + DR);
    snprintf(fts->name, sizeof(fts->name), "phytium_spi%d", fts->bus_num);

    ret = request_irq(fts->irq, phytium_spi_irq, IRQF_SHARED,
                      fts->name, master);
    if (ret < 0) {
        dev_err(dev, "can not get IRQ\n");
        goto err_free_master;
    }

    master->use_gpio_descriptors = true;
    master->mode_bits = SPI_CPOL | SPI_CPHA | SPI_LOOP;
    master->bits_per_word_mask = SPI_BPW_MASK(8) | SPI_BPW_MASK(16);
    master->bus_num = fts->bus_num;
    master->num_chipselect = fts->num_cs;
    master->setup = phytium_spi_setup;
    master->cleanup = phytium_spi_cleanup;
    master->set_cs = phytium_spi_set_cs;
    master->transfer_one = phytium_spi_transfer_one;
    master->handle_err = phytium_spi_handle_err;
    master->max_speed_hz = fts->max_freq;
    master->dev.of_node = dev->of_node;
    master->dev.fwnode = dev->fwnode;
    master->flags = SPI_CONTROLLER_GPIO_SS;

    spi_hw_init(dev, fts);

    if (fts->dma_ops && fts->dma_ops->dma_init) {
        ret = fts->dma_ops->dma_init(dev, fts);
        if (ret) {
            dev_warn(dev, "DMA init failed\n");
        } else {
            master->can_dma = fts->dma_ops->can_dma;
            master->flags |= SPI_CONTROLLER_MUST_TX;
        }
    }

    spi_master_set_devdata(master, fts);
    ret = spi_register_controller(master);
    if (ret) {
        dev_err(dev, "problem registering spi master\n");
        goto err_exit;
    }

    return 0;

err_exit:
    if (fts->dma_ops && fts->dma_ops->dma_exit)
        fts->dma_ops->dma_exit(fts);
    spi_enable_chip(fts, 0);
    free_irq(fts->irq, master);
err_free_master:
    spi_master_put(master);
    return ret;
}