This is a very simple (and likely not respecting all the IEEE754 edge cases on abnorm values) FPU library used in PyXHDL.
-
Notifications
You must be signed in to change notification settings - Fork 0
Verilog FPU Library
License
davidel/v_fplib
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Verilog FPU Library
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published