Skip to content

Commit

Permalink
Replace tabs with spaces
Browse files Browse the repository at this point in the history
  • Loading branch information
d0k3 committed Apr 12, 2016
1 parent 018f0fd commit 1750428
Showing 1 changed file with 28 additions and 28 deletions.
56 changes: 28 additions & 28 deletions source/abstraction/gw-start.s
Original file line number Diff line number Diff line change
Expand Up @@ -6,36 +6,36 @@
.arm

_vectors:
ldr pc, =InfiniteLoop
.pool
ldr pc, =InfiniteLoop
.pool
ldr pc, =InfiniteLoop
.pool
ldr pc, =InfiniteLoop
.pool
ldr pc, =InfiniteLoop
.pool
ldr pc, =InfiniteLoop
.pool
ldr pc, =InfiniteLoop
.pool
ldr pc, =InfiniteLoop
.pool
ldr pc, =InfiniteLoop
.pool
ldr pc, =InfiniteLoop
.pool
ldr pc, =InfiniteLoop
.pool
ldr pc, =InfiniteLoop
.pool

_start:
ldr sp,=0x22140000
ldr sp,=0x22140000

@@wait for the arm11 kernel threads to be ready
ldr r1, =0x10000
waitLoop9:
sub r1, #1
@@wait for the arm11 kernel threads to be ready
ldr r1, =0x10000
waitLoop9:
sub r1, #1

cmp r1, #0
bgt waitLoop9
cmp r1, #0
bgt waitLoop9

ldr r1, =0x10000
waitLoop92:
sub r1, #1
ldr r1, =0x10000
waitLoop92:
sub r1, #1

cmp r1, #0
bgt waitLoop92
cmp r1, #0
bgt waitLoop92

@ Enable caches
mrc p15, 0, r4, c1, c0, 0 @ read control register
Expand All @@ -45,12 +45,12 @@ _start:
orr r4, r4, #(1<<0) @ - mpu enable
mcr p15, 0, r4, c1, c0, 0 @ write control register

ldr sp,=0x22160000
ldr r3, =main
blx r3
ldr sp,=0x22160000
ldr r3, =main
blx r3
.pool

InfiniteLoop:
b InfiniteLoop
b InfiniteLoop

#endif // EXEC_GATEWAY

0 comments on commit 1750428

Please sign in to comment.