Skip to content

Actions: chipsalliance/caliptra-sw

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
15,917 workflow runs
15,917 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Update to the latest zerocopy. Policy #3933: Pull request #1972 opened by clundin25
February 21, 2025 01:05 2m 17s clundin25:zerocopy-update
clundin25:zerocopy-update
February 21, 2025 01:05 2m 17s
Update to the latest zerocopy. Verilator Hardware Model #8745: Pull request #1972 opened by clundin25
February 21, 2025 01:05 4m 16s clundin25:zerocopy-update
clundin25:zerocopy-update
February 21, 2025 01:05 4m 16s
Update to the latest zerocopy. Build and Test #8834: Pull request #1972 opened by clundin25
February 21, 2025 01:05 1m 6s clundin25:zerocopy-update
clundin25:zerocopy-update
February 21, 2025 01:05 1m 6s
Update to the latest zerocopy. FPGA Build #3580: Pull request #1972 opened by clundin25
February 21, 2025 01:05 2m 18s clundin25:zerocopy-update
clundin25:zerocopy-update
February 21, 2025 01:05 2m 18s
Update to the latest zerocopy. Size History #6865: Pull request #1972 opened by clundin25
February 21, 2025 01:05 11m 42s clundin25:zerocopy-update
clundin25:zerocopy-update
February 21, 2025 01:05 11m 42s
Try using smaller machine FPGA Build #3579: Commit c494e65 pushed by clundin25
February 21, 2025 00:24 1m 32s fpga-2.0-ci-dirty
fpga-2.0-ci-dirty
February 21, 2025 00:24 1m 32s
Try using smaller machine .github/workflows/versioned-full-build-test.yml #935: Commit c494e65 pushed by clundin25
February 21, 2025 00:24 Failure fpga-2.0-ci-dirty
fpga-2.0-ci-dirty
February 21, 2025 00:24 Failure
Start working on bitstream build. FPGA Build #3578: Commit e1fe4f3 pushed by clundin25
February 21, 2025 00:01 21m 27s fpga-2.0-ci-dirty
fpga-2.0-ci-dirty
February 21, 2025 00:01 21m 27s
Start working on bitstream build. .github/workflows/versioned-full-build-test.yml #934: Commit e1fe4f3 pushed by clundin25
February 21, 2025 00:01 Failure fpga-2.0-ci-dirty
fpga-2.0-ci-dirty
February 21, 2025 00:01 Failure
WIP .github/workflows/versioned-full-build-test.yml #933: Commit 2b511cd pushed by mhatrevi
February 20, 2025 21:30 Failure vmhatre/img-verify-sha-acc
vmhatre/img-verify-sha-acc
February 20, 2025 21:30 Failure
rom: csrng driver should not check ack flag (#1966) .github/workflows/versioned-full-build-test.yml #932: Commit 63d5636 pushed by mhatrevi
February 20, 2025 17:38 Failure main-2.x
main-2.x
February 20, 2025 17:38 Failure
Build FPGA SD image Build FPGA SD image #321: Scheduled
February 20, 2025 13:20 10m 47s main
main
February 20, 2025 13:20 10m 47s
Fuzz Testing Nightly Fuzz Testing Nightly #448: Scheduled
February 20, 2025 11:02 1m 55s main
main
February 20, 2025 11:02 1m 55s
Nightly Release Nightly Release #542: Scheduled
February 20, 2025 10:17 1h 5m 51s main
main
February 20, 2025 10:17 1h 5m 51s
rom: csrng driver should not check ack flag Size History #6864: Pull request #1966 synchronize by swenson
February 19, 2025 21:51 3m 2s csrng-ack-bug
csrng-ack-bug
February 19, 2025 21:51 3m 2s
rom: csrng driver should not check ack flag Policy #3932: Pull request #1966 synchronize by swenson
February 19, 2025 21:51 14s csrng-ack-bug
csrng-ack-bug
February 19, 2025 21:51 14s
rom: csrng driver should not check ack flag Verilator Hardware Model #8744: Pull request #1966 synchronize by swenson
February 19, 2025 21:51 20s csrng-ack-bug
csrng-ack-bug
February 19, 2025 21:51 20s
rom: csrng driver should not check ack flag Build and Test #8833: Pull request #1966 synchronize by swenson
February 19, 2025 21:51 20m 36s csrng-ack-bug
csrng-ack-bug
February 19, 2025 21:51 20m 36s
rom: csrng driver should not check ack flag .github/workflows/versioned-full-build-test.yml #931: Commit 0fe2371 pushed by swenson
February 19, 2025 21:51 Failure csrng-ack-bug
csrng-ack-bug
February 19, 2025 21:51 Failure
Compare MLDSA signature digest to save on ROM size. (#1965) .github/workflows/versioned-full-build-test.yml #930: Commit ce626a3 pushed by mhatrevi
February 19, 2025 21:28 Failure main-2.x
main-2.x
February 19, 2025 21:28 Failure
Compare MLDSA signature digest to save on ROM size. Verilator Hardware Model #8743: Pull request #1965 synchronize by mtimkovich
February 19, 2025 19:21 18s mtimkovich/mldsa-kat-sha
mtimkovich/mldsa-kat-sha
February 19, 2025 19:21 18s
Compare MLDSA signature digest to save on ROM size. Policy #3931: Pull request #1965 synchronize by mtimkovich
February 19, 2025 19:21 11s mtimkovich/mldsa-kat-sha
mtimkovich/mldsa-kat-sha
February 19, 2025 19:21 11s
Compare MLDSA signature digest to save on ROM size. Build and Test #8832: Pull request #1965 synchronize by mtimkovich
February 19, 2025 19:21 21m 56s mtimkovich/mldsa-kat-sha
mtimkovich/mldsa-kat-sha
February 19, 2025 19:21 21m 56s
Compare MLDSA signature digest to save on ROM size. Size History #6863: Pull request #1965 synchronize by mtimkovich
February 19, 2025 19:21 3m 54s mtimkovich/mldsa-kat-sha
mtimkovich/mldsa-kat-sha
February 19, 2025 19:21 3m 54s
pub_key digest .github/workflows/versioned-full-build-test.yml #929: Commit bf65389 pushed by mtimkovich
February 19, 2025 19:21 -1s mtimkovich/mldsa-kat-sha
mtimkovich/mldsa-kat-sha
February 19, 2025 19:21 -1s