Skip to content

Conversation

@carenas
Copy link
Contributor

@carenas carenas commented Sep 3, 2020

instructions could be 2, 4 or 6 bytes so pad accordingly as it
was done on the other CISC architecture.

instructions could be 2, 4 or 6 bytes so pad accordingly as it
was done on the other CISC architecture.
@aquynh aquynh merged commit 47f05e0 into capstone-engine:master Sep 3, 2020
@aquynh
Copy link
Collaborator

aquynh commented Sep 3, 2020

merged, thanks!

@carenas carenas deleted the s390x branch September 3, 2020 08:52
aquynh pushed a commit that referenced this pull request Sep 16, 2020
instructions could be 2, 4 or 6 bytes so pad accordingly as it
was done on the other CISC architecture.
aquynh pushed a commit that referenced this pull request Sep 16, 2020
instructions could be 2, 4 or 6 bytes so pad accordingly as it
was done on the other CISC architecture.
@riptl riptl mentioned this pull request Jul 22, 2022
6 tasks
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants