Skip to content

[microTVM][Zephyr] Fix PLL freq. in overlay for nucleo_l4r5zi board #12756

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
mehrdadh merged 2 commits into from
Sep 14, 2022
Merged

[microTVM][Zephyr] Fix PLL freq. in overlay for nucleo_l4r5zi board #12756

Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
6eafc97
[microTVM][Zephyr] Fix PLL freq. in overlay for nucleo_l4r5zi board
gromero Sep 12, 2022
64f23d8
Remove div-p and div-q properties from overlay
gromero Sep 14, 2022
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
22 changes: 22 additions & 0 deletions apps/microtvm/zephyr/template_project/app-overlay/nucleo_l4r5zi.overlay
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -21,3 +21,25 @@
&rcc {
clock-frequency = <DT_FREQ_M(120)>;
};

/*
Set PLL accordingly to freq. reported by 'clock-frequency' property, where:

VCO freq = PLL clock input freq (HSI: 16 MHz) * N / M and
Core freq = VCO freq / R.

Hence:

VCO freq = 16 * 30 / 2 = 240 MHz and
Core freq = 240 MHz / 2 = 120 MHz

Prop. 'div-p' and 'div-q' will be inherited from the overlaid 'pll' node.
*/

&pll {
div-m = <2>;
mul-n = <30>;
div-r = <2>;
clocks = <&clk_hsi>;
status = "okay";
};