We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Yosys 0.47+22 (git sha1 cef87cc, g++ 12.2.0-14 -fPIC -O3)
Linux
Process SystemVerilog code (a.sv):
module foo #(parameter [1:0] a) (output [1:0] o); assign o = a; endmodule module top(output [1:0] o); foo #(2'b0x) foo(o); endmodule
with following commands:
read_verilog -sv a.sv setundef -zero -params write_json out.json
File out.json should contain entry: "parameters": { "$1": "00" } responsible for foo's a parameter.
out.json
"parameters": { "$1": "00" }
foo
a
File out.json contains entry: "parameters": { "$1": "0x" } responsible for foo's a parameter.
"parameters": { "$1": "0x" }
The text was updated successfully, but these errors were encountered:
Successfully merging a pull request may close this issue.
Version
Yosys 0.47+22 (git sha1 cef87cc, g++ 12.2.0-14 -fPIC -O3)
On which OS did this happen?
Linux
Reproduction Steps
Process SystemVerilog code (a.sv):
with following commands:
Expected Behavior
File
out.json
should contain entry:"parameters": { "$1": "00" }
responsible forfoo
'sa
parameter.Actual Behavior
File
out.json
contains entry:"parameters": { "$1": "0x" }
responsible forfoo
'sa
parameter.The text was updated successfully, but these errors were encountered: