Skip to content

Actions: UCSBarchlab/PyRTL

Run Python tests

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
43 workflow runs
43 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Add tests for the full range of unsigned romblock and memblock values.
Run Python tests #43: Commit e63b71d pushed by fdxmw
August 13, 2024 22:11 3m 11s development
August 13, 2024 22:11 3m 11s
Support negative numbers in RomBlock's romdata and Simulation's `me…
Run Python tests #42: Commit 090f21e pushed by fdxmw
August 6, 2024 22:58 2m 6s development
August 6, 2024 22:58 2m 6s
Update changelog for 0.11.2 release. Other documentation fixes:
Run Python tests #41: Commit 0e7c6a6 pushed by fdxmw
July 16, 2024 21:20 2m 1s development
July 16, 2024 21:20 2m 1s
Update changelog for 0.11.1 release and add a section for Unreleased …
Run Python tests #40: Commit 59a241f pushed by fdxmw
July 16, 2024 21:07 2m 4s 0.11.2
July 16, 2024 21:07 2m 4s
Update changelog for 0.11.1 release and add a section for Unreleased …
Run Python tests #39: Commit 59a241f pushed by fdxmw
July 16, 2024 20:44 2m 8s development
July 16, 2024 20:44 2m 8s
Add example1.2, which demonstrates wire_struct and wire_matrix.
Run Python tests #38: Commit 41ae485 pushed by fdxmw
July 16, 2024 19:08 2m 6s development
July 16, 2024 19:08 2m 6s
Bump certifi from 2024.6.2 to 2024.7.4 in /docs (#454)
Run Python tests #37: Commit a399a16 pushed by fdxmw
July 7, 2024 16:20 2m 1s development
July 7, 2024 16:20 2m 1s
parameter fix in the documentation for synthesize method (merge_io_ve…
Run Python tests #34: Commit 09c58c2 pushed by fdxmw
July 2, 2024 21:49 2m 1s development
July 2, 2024 21:49 2m 1s
Bump urllib3 from 2.2.1 to 2.2.2 in /docs (#452)
Run Python tests #31: Commit f6fee07 pushed by fdxmw
June 26, 2024 22:07 2m 7s development
June 26, 2024 22:07 2m 7s
Bump urllib3 from 2.2.1 to 2.2.2 in /docs
Run Python tests #30: Pull request #452 opened by dependabot bot
June 17, 2024 22:54 1m 47s dependabot/pip/docs/urllib3-2.2.2
June 17, 2024 22:54 1m 47s
Add a initialize_registers option to output_to_verilog.
Run Python tests #28: Commit 0424a70 pushed by fdxmw
June 11, 2024 21:34 1m 45s development
June 11, 2024 21:34 1m 45s
Second attempt at reducing codecov sensitivity.
Run Python tests #27: Commit d3c3641 pushed by fdxmw
May 31, 2024 23:16 1m 50s development
May 31, 2024 23:16 1m 50s
Fix a wire_matrix bug with single-element wire_matrices of Inputs/Reg…
Run Python tests #26: Commit b724196 pushed by fdxmw
May 31, 2024 22:50 1m 51s development
May 31, 2024 22:50 1m 51s
Support negative Inputs in CompiledSimulation. Also:
Run Python tests #25: Commit bc48bc9 pushed by fdxmw
May 31, 2024 22:03 1m 52s development
May 31, 2024 22:03 1m 52s
--- (#446)
Run Python tests #24: Commit 46b0f3d pushed by fdxmw
May 21, 2024 19:01 1m 47s development
May 21, 2024 19:01 1m 47s
---
Run Python tests #22: Commit c4ac203 pushed by dependabot bot
May 21, 2024 05:28 1m 45s dependabot/pip/docs/requests-2.32.0
May 21, 2024 05:28 1m 45s
Documentation improvement: Add links to signed operations (signed_*
Run Python tests #21: Commit b542881 pushed by fdxmw
May 18, 2024 00:15 1m 49s development
May 18, 2024 00:15 1m 49s
Many fixes and improvements to PyRTL's handling of signed integers:
Run Python tests #20: Commit 3bb52d5 pushed by fdxmw
May 17, 2024 23:48 1m 53s development
May 17, 2024 23:48 1m 53s
Improve CompiledSimulation's documentation, for consistency with Simu…
Run Python tests #19: Commit 1bf0b9e pushed by fdxmw
May 17, 2024 00:07 1m 48s development
May 17, 2024 00:07 1m 48s